kirkwood-net5big.dts 3.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * Device Tree file for LaCie 5Big Network v2
  4. *
  5. * Copyright (C) 2014
  6. *
  7. * Andrew Lunn <[email protected]>
  8. *
  9. * Based on netxbig_v2-setup.c,
  10. * Copyright (C) 2010 Simon Guinot <[email protected]>
  11. *
  12. */
  13. /dts-v1/;
  14. #include "kirkwood.dtsi"
  15. #include "kirkwood-6281.dtsi"
  16. #include "kirkwood-netxbig.dtsi"
  17. / {
  18. model = "LaCie 5Big Network v2";
  19. compatible = "lacie,net5big_v2", "lacie,netxbig", "marvell,kirkwood-88f6281", "marvell,kirkwood";
  20. memory {
  21. device_type = "memory";
  22. reg = <0x00000000 0x20000000>;
  23. };
  24. };
  25. &regulators {
  26. regulator@2 {
  27. compatible = "regulator-fixed";
  28. reg = <2>;
  29. regulator-name = "hdd1power";
  30. regulator-min-microvolt = <5000000>;
  31. regulator-max-microvolt = <5000000>;
  32. enable-active-high;
  33. regulator-always-on;
  34. regulator-boot-on;
  35. gpio = <&gpio0 17 GPIO_ACTIVE_HIGH>;
  36. };
  37. regulator@3 {
  38. compatible = "regulator-fixed";
  39. reg = <3>;
  40. regulator-name = "hdd2power";
  41. regulator-min-microvolt = <5000000>;
  42. regulator-max-microvolt = <5000000>;
  43. enable-active-high;
  44. regulator-always-on;
  45. regulator-boot-on;
  46. gpio = <&gpio1 9 GPIO_ACTIVE_HIGH>;
  47. };
  48. regulator@4 {
  49. compatible = "regulator-fixed";
  50. reg = <4>;
  51. regulator-name = "hdd3power";
  52. regulator-min-microvolt = <5000000>;
  53. regulator-max-microvolt = <5000000>;
  54. enable-active-high;
  55. regulator-always-on;
  56. regulator-boot-on;
  57. gpio = <&gpio1 10 GPIO_ACTIVE_HIGH>;
  58. };
  59. regulator@5 {
  60. compatible = "regulator-fixed";
  61. reg = <5>;
  62. regulator-name = "hdd4power";
  63. regulator-min-microvolt = <5000000>;
  64. regulator-max-microvolt = <5000000>;
  65. enable-active-high;
  66. regulator-always-on;
  67. regulator-boot-on;
  68. gpio = <&gpio1 11 GPIO_ACTIVE_HIGH>;
  69. };
  70. clocks {
  71. g762_clk: g762-oscillator {
  72. compatible = "fixed-clock";
  73. #clock-cells = <0>;
  74. clock-frequency = <32768>;
  75. };
  76. };
  77. netxbig-leds {
  78. blue-sata2 {
  79. label = "netxbig:blue:sata2";
  80. mode-addr = <5>;
  81. mode-val = <NETXBIG_LED_OFF 0
  82. NETXBIG_LED_ON 7
  83. NETXBIG_LED_SATA 1
  84. NETXBIG_LED_TIMER1 3>;
  85. bright-addr = <2>;
  86. max-brightness = <7>;
  87. };
  88. red-sata2 {
  89. label = "netxbig:red:sata2";
  90. mode-addr = <5>;
  91. mode-val = <NETXBIG_LED_OFF 0
  92. NETXBIG_LED_ON 2
  93. NETXBIG_LED_TIMER1 4>;
  94. bright-addr = <2>;
  95. max-brightness = <7>;
  96. };
  97. blue-sata3 {
  98. label = "netxbig:blue:sata3";
  99. mode-addr = <6>;
  100. mode-val = <NETXBIG_LED_OFF 0
  101. NETXBIG_LED_ON 7
  102. NETXBIG_LED_SATA 1
  103. NETXBIG_LED_TIMER1 3>;
  104. bright-addr = <2>;
  105. max-brightness = <7>;
  106. };
  107. red-sata3 {
  108. label = "netxbig:red:sata3";
  109. mode-addr = <6>;
  110. mode-val = <NETXBIG_LED_OFF 0
  111. NETXBIG_LED_ON 2
  112. NETXBIG_LED_TIMER1 4>;
  113. bright-addr = <2>;
  114. max-brightness = <7>;
  115. };
  116. blue-sata4 {
  117. label = "netxbig:blue:sata4";
  118. mode-addr = <7>;
  119. mode-val = <NETXBIG_LED_OFF 0
  120. NETXBIG_LED_ON 7
  121. NETXBIG_LED_SATA 1
  122. NETXBIG_LED_TIMER1 3>;
  123. bright-addr = <2>;
  124. max-brightness = <7>;
  125. };
  126. red-sata4 {
  127. label = "netxbig:red:sata4";
  128. mode-addr = <7>;
  129. mode-val = <NETXBIG_LED_OFF 0
  130. NETXBIG_LED_ON 2
  131. NETXBIG_LED_TIMER1 4>;
  132. bright-addr = <2>;
  133. max-brightness = <7>;
  134. };
  135. };
  136. };
  137. &mdio {
  138. ethphy1: ethernet-phy@1 {
  139. reg = <0>;
  140. };
  141. };
  142. &eth1 {
  143. status = "okay";
  144. ethernet1-port@0 {
  145. phy-handle = <&ethphy1>;
  146. };
  147. };
  148. &i2c0 {
  149. g762@3e {
  150. compatible = "gmt,g762";
  151. reg = <0x3e>;
  152. clocks = <&g762_clk>;
  153. };
  154. };