imx6ul-opos6uldev.dts 1.0 KB

1234567891011121314151617181920212223242526272829303132333435363738394041
  1. // SPDX-License-Identifier: GPL-2.0 OR MIT
  2. //
  3. // Copyright 2017 Armadeus Systems <[email protected]>
  4. /dts-v1/;
  5. #include "imx6ul-opos6ul.dtsi"
  6. #include "imx6ul-imx6ull-opos6uldev.dtsi"
  7. / {
  8. model = "Armadeus Systems OPOS6UL SoM (i.MX6UL) on OPOS6ULDev board";
  9. compatible = "armadeus,imx6ul-opos6uldev", "armadeus,imx6ul-opos6ul", "fsl,imx6ul";
  10. };
  11. &iomuxc {
  12. pinctrl-0 = <&pinctrl_gpios>, <&pinctrl_tamper_gpios>;
  13. pinctrl_tamper_gpios: tampergpiosgrp {
  14. fsl,pins = <
  15. MX6UL_PAD_SNVS_TAMPER0__GPIO5_IO00 0x0b0b0
  16. MX6UL_PAD_SNVS_TAMPER2__GPIO5_IO02 0x0b0b0
  17. MX6UL_PAD_SNVS_TAMPER3__GPIO5_IO03 0x0b0b0
  18. MX6UL_PAD_SNVS_TAMPER4__GPIO5_IO04 0x0b0b0
  19. MX6UL_PAD_SNVS_TAMPER5__GPIO5_IO05 0x0b0b0
  20. MX6UL_PAD_SNVS_TAMPER6__GPIO5_IO06 0x0b0b0
  21. MX6UL_PAD_SNVS_TAMPER7__GPIO5_IO07 0x0b0b0
  22. MX6UL_PAD_SNVS_TAMPER8__GPIO5_IO08 0x0b0b0
  23. >;
  24. };
  25. pinctrl_usbotg2_vbus: usbotg2vbusgrp {
  26. fsl,pins = <
  27. MX6UL_PAD_SNVS_TAMPER9__GPIO5_IO09 0x1b0b0
  28. >;
  29. };
  30. pinctrl_w1: w1grp {
  31. fsl,pins = <
  32. MX6UL_PAD_SNVS_TAMPER1__GPIO5_IO01 0x0b0b0
  33. >;
  34. };
  35. };