imx6dl-colibri-eval-v3.dts 2.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157
  1. // SPDX-License-Identifier: GPL-2.0-or-later OR MIT
  2. /*
  3. * Copyright 2014-2022 Toradex
  4. * Copyright 2012 Freescale Semiconductor, Inc.
  5. * Copyright 2011 Linaro Ltd.
  6. */
  7. /dts-v1/;
  8. #include <dt-bindings/input/input.h>
  9. #include <dt-bindings/interrupt-controller/irq.h>
  10. #include "imx6dl.dtsi"
  11. #include "imx6qdl-colibri.dtsi"
  12. / {
  13. model = "Toradex Colibri iMX6DL/S on Colibri Evaluation Board V3";
  14. compatible = "toradex,colibri_imx6dl-eval-v3", "toradex,colibri_imx6dl",
  15. "fsl,imx6dl";
  16. aliases {
  17. i2c0 = &i2c2;
  18. i2c1 = &i2c3;
  19. };
  20. aliases {
  21. rtc0 = &rtc_i2c;
  22. rtc1 = &snvs_rtc;
  23. };
  24. chosen {
  25. stdout-path = "serial0:115200n8";
  26. };
  27. /* Fixed crystal dedicated to mcp251x */
  28. clk16m: clock-16m {
  29. compatible = "fixed-clock";
  30. #clock-cells = <0>;
  31. clock-frequency = <16000000>;
  32. clock-output-names = "clk16m";
  33. };
  34. };
  35. /* Colibri SSP */
  36. &ecspi4 {
  37. status = "okay";
  38. mcp251x0: mcp251x@0 {
  39. compatible = "microchip,mcp2515";
  40. clocks = <&clk16m>;
  41. interrupt-parent = <&gpio3>;
  42. interrupts = <27 0x2>;
  43. reg = <0>;
  44. spi-max-frequency = <10000000>;
  45. status = "okay";
  46. };
  47. };
  48. /*
  49. * Colibri I2C: I2C3_SDA/SCL on SODIMM 194/196 (e.g. RTC on carrier board)
  50. */
  51. &i2c3 {
  52. status = "okay";
  53. /* M41T0M6 real time clock on carrier board */
  54. rtc_i2c: rtc@68 {
  55. compatible = "st,m41t0";
  56. reg = <0x68>;
  57. };
  58. };
  59. &iomuxc {
  60. pinctrl-names = "default";
  61. pinctrl-0 = <
  62. &pinctrl_weim_gpio_1 &pinctrl_weim_gpio_2
  63. &pinctrl_weim_gpio_3 &pinctrl_weim_gpio_4
  64. &pinctrl_weim_gpio_5 &pinctrl_weim_gpio_6
  65. &pinctrl_usbh_oc_1 &pinctrl_usbc_id_1
  66. >;
  67. };
  68. &pwm1 {
  69. status = "okay";
  70. };
  71. &pwm2 {
  72. status = "okay";
  73. };
  74. &pwm3 {
  75. status = "okay";
  76. };
  77. &pwm4 {
  78. status = "okay";
  79. };
  80. &reg_usb_host_vbus {
  81. status = "okay";
  82. };
  83. &uart1 {
  84. status = "okay";
  85. };
  86. &uart2 {
  87. status = "okay";
  88. };
  89. &uart3 {
  90. status = "okay";
  91. };
  92. &usbh1 {
  93. vbus-supply = <&reg_usb_host_vbus>;
  94. status = "okay";
  95. };
  96. &usbotg {
  97. status = "okay";
  98. };
  99. /* Colibri MMC */
  100. &usdhc1 {
  101. status = "okay";
  102. };
  103. &weim {
  104. status = "okay";
  105. /* weim memory map: 32MB on CS0, CS1, CS2 and CS3 */
  106. ranges = <0 0 0x08000000 0x02000000
  107. 1 0 0x0a000000 0x02000000
  108. 2 0 0x0c000000 0x02000000
  109. 3 0 0x0e000000 0x02000000>;
  110. /* SRAM on Colibri nEXT_CS0 */
  111. sram@0,0 {
  112. compatible = "cypress,cy7c1019dv33-10zsxi", "mtd-ram";
  113. reg = <0 0 0x00010000>;
  114. #address-cells = <1>;
  115. #size-cells = <1>;
  116. bank-width = <2>;
  117. fsl,weim-cs-timing = <0x00010081 0x00000000 0x04000000
  118. 0x00000000 0x04000040 0x00000000>;
  119. };
  120. /* SRAM on Colibri nEXT_CS1 */
  121. sram@1,0 {
  122. compatible = "cypress,cy7c1019dv33-10zsxi", "mtd-ram";
  123. reg = <1 0 0x00010000>;
  124. #address-cells = <1>;
  125. #size-cells = <1>;
  126. bank-width = <2>;
  127. fsl,weim-cs-timing = <0x00010081 0x00000000 0x04000000
  128. 0x00000000 0x04000040 0x00000000>;
  129. };
  130. };