imx27-eukrea-mbimxsd27-baseboard.dts 5.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266
  1. // SPDX-License-Identifier: GPL-2.0-or-later
  2. /*
  3. * Copyright (C) 2014 Alexander Shiyan <[email protected]>
  4. */
  5. #include "imx27-eukrea-cpuimx27.dtsi"
  6. / {
  7. model = "Eukrea MBIMXSD27";
  8. compatible = "eukrea,mbimxsd27-baseboard", "eukrea,cpuimx27", "fsl,imx27";
  9. display0: CMO-QVGA {
  10. model = "CMO-QVGA";
  11. bits-per-pixel = <16>;
  12. fsl,pcr = <0xfad08b80>;
  13. display-timings {
  14. native-mode = <&timing0>;
  15. timing0: 320x240 {
  16. clock-frequency = <6500000>;
  17. hactive = <320>;
  18. vactive = <240>;
  19. hback-porch = <20>;
  20. hsync-len = <30>;
  21. hfront-porch = <38>;
  22. vback-porch = <4>;
  23. vsync-len = <3>;
  24. vfront-porch = <15>;
  25. };
  26. };
  27. };
  28. backlight {
  29. compatible = "gpio-backlight";
  30. pinctrl-names = "default";
  31. pinctrl-0 = <&pinctrl_backlight>;
  32. gpios = <&gpio5 5 GPIO_ACTIVE_HIGH>;
  33. };
  34. leds {
  35. compatible = "gpio-leds";
  36. pinctrl-names = "default";
  37. pinctrl-0 = <&pinctrl_gpioleds>;
  38. led1 {
  39. label = "system::live";
  40. gpios = <&gpio6 16 GPIO_ACTIVE_LOW>;
  41. linux,default-trigger = "heartbeat";
  42. };
  43. led2 {
  44. label = "system::user";
  45. gpios = <&gpio6 19 GPIO_ACTIVE_LOW>;
  46. };
  47. };
  48. regulators {
  49. #address-cells = <1>;
  50. #size-cells = <0>;
  51. compatible = "simple-bus";
  52. reg_lcd: regulator@0 {
  53. pinctrl-names = "default";
  54. pinctrl-0 = <&pinctrl_lcdreg>;
  55. compatible = "regulator-fixed";
  56. reg = <0>;
  57. regulator-name = "LCD";
  58. regulator-min-microvolt = <5000000>;
  59. regulator-max-microvolt = <5000000>;
  60. gpio = <&gpio1 25 GPIO_ACTIVE_HIGH>;
  61. enable-active-high;
  62. };
  63. };
  64. };
  65. &cspi1 {
  66. pinctrl-0 = <&pinctrl_cspi1>;
  67. cs-gpios = <&gpio4 28 GPIO_ACTIVE_LOW>;
  68. status = "okay";
  69. ads7846@0 {
  70. compatible = "ti,ads7846";
  71. pinctrl-names = "default";
  72. pinctrl-0 = <&pinctrl_touch>;
  73. reg = <0>;
  74. interrupts = <&gpio4 25 IRQ_TYPE_LEVEL_LOW>;
  75. spi-cpol;
  76. spi-max-frequency = <1500000>;
  77. ti,keep-vref-on;
  78. };
  79. };
  80. &fb {
  81. pinctrl-names = "default";
  82. pinctrl-0 = <&pinctrl_imxfb>;
  83. display = <&display0>;
  84. lcd-supply = <&reg_lcd>;
  85. fsl,dmacr = <0x00040060>;
  86. fsl,lscr1 = <0x00120300>;
  87. fsl,lpccr = <0x00a903ff>;
  88. status = "okay";
  89. };
  90. &i2c1 {
  91. codec: codec@1a {
  92. compatible = "ti,tlv320aic23";
  93. reg = <0x1a>;
  94. };
  95. };
  96. &kpp {
  97. linux,keymap = <
  98. MATRIX_KEY(0, 0, KEY_UP)
  99. MATRIX_KEY(0, 1, KEY_DOWN)
  100. MATRIX_KEY(1, 0, KEY_RIGHT)
  101. MATRIX_KEY(1, 1, KEY_LEFT)
  102. >;
  103. status = "okay";
  104. };
  105. &sdhci1 {
  106. pinctrl-names = "default";
  107. pinctrl-0 = <&pinctrl_sdhc1>;
  108. bus-width = <4>;
  109. status = "okay";
  110. };
  111. &ssi1 {
  112. pinctrl-names = "default";
  113. pinctrl-0 = <&pinctrl_ssi1>;
  114. codec-handle = <&codec>;
  115. status = "okay";
  116. };
  117. &uart1 {
  118. uart-has-rtscts;
  119. pinctrl-names = "default";
  120. pinctrl-0 = <&pinctrl_uart1>;
  121. status = "okay";
  122. };
  123. &uart2 {
  124. uart-has-rtscts;
  125. pinctrl-names = "default";
  126. pinctrl-0 = <&pinctrl_uart2>;
  127. status = "okay";
  128. };
  129. &uart3 {
  130. uart-has-rtscts;
  131. pinctrl-names = "default";
  132. pinctrl-0 = <&pinctrl_uart3>;
  133. status = "okay";
  134. };
  135. &iomuxc {
  136. imx27-eukrea-cpuimx27-baseboard {
  137. pinctrl_cspi1: cspi1grp {
  138. fsl,pins = <
  139. MX27_PAD_CSPI1_MISO__CSPI1_MISO 0x0
  140. MX27_PAD_CSPI1_MOSI__CSPI1_MOSI 0x0
  141. MX27_PAD_CSPI1_SCLK__CSPI1_SCLK 0x0
  142. MX27_PAD_CSPI1_SS0__GPIO4_28 0x0 /* CS0 */
  143. >;
  144. };
  145. pinctrl_backlight: backlightgrp {
  146. fsl,pins = <
  147. MX27_PAD_PWMO__GPIO5_5 0x0
  148. >;
  149. };
  150. pinctrl_gpioleds: gpioledsgrp {
  151. fsl,pins = <
  152. MX27_PAD_PC_PWRON__GPIO6_16 0x0
  153. MX27_PAD_PC_CD2_B__GPIO6_19 0x0
  154. >;
  155. };
  156. pinctrl_imxfb: imxfbgrp {
  157. fsl,pins = <
  158. MX27_PAD_LD0__LD0 0x0
  159. MX27_PAD_LD1__LD1 0x0
  160. MX27_PAD_LD2__LD2 0x0
  161. MX27_PAD_LD3__LD3 0x0
  162. MX27_PAD_LD4__LD4 0x0
  163. MX27_PAD_LD5__LD5 0x0
  164. MX27_PAD_LD6__LD6 0x0
  165. MX27_PAD_LD7__LD7 0x0
  166. MX27_PAD_LD8__LD8 0x0
  167. MX27_PAD_LD9__LD9 0x0
  168. MX27_PAD_LD10__LD10 0x0
  169. MX27_PAD_LD11__LD11 0x0
  170. MX27_PAD_LD12__LD12 0x0
  171. MX27_PAD_LD13__LD13 0x0
  172. MX27_PAD_LD14__LD14 0x0
  173. MX27_PAD_LD15__LD15 0x0
  174. MX27_PAD_LD16__LD16 0x0
  175. MX27_PAD_LD17__LD17 0x0
  176. MX27_PAD_CONTRAST__CONTRAST 0x0
  177. MX27_PAD_OE_ACD__OE_ACD 0x0
  178. MX27_PAD_HSYNC__HSYNC 0x0
  179. MX27_PAD_VSYNC__VSYNC 0x0
  180. >;
  181. };
  182. pinctrl_lcdreg: lcdreggrp {
  183. fsl,pins = <
  184. MX27_PAD_CLS__GPIO1_25 0x0
  185. >;
  186. };
  187. pinctrl_sdhc1: sdhc1grp {
  188. fsl,pins = <
  189. MX27_PAD_SD1_CLK__SD1_CLK 0x0
  190. MX27_PAD_SD1_CMD__SD1_CMD 0x0
  191. MX27_PAD_SD1_D0__SD1_D0 0x0
  192. MX27_PAD_SD1_D1__SD1_D1 0x0
  193. MX27_PAD_SD1_D2__SD1_D2 0x0
  194. MX27_PAD_SD1_D3__SD1_D3 0x0
  195. >;
  196. };
  197. pinctrl_ssi1: ssi1grp {
  198. fsl,pins = <
  199. MX27_PAD_SSI4_CLK__SSI4_CLK 0x0
  200. MX27_PAD_SSI4_FS__SSI4_FS 0x0
  201. MX27_PAD_SSI4_RXDAT__SSI4_RXDAT 0x1
  202. MX27_PAD_SSI4_TXDAT__SSI4_TXDAT 0x1
  203. >;
  204. };
  205. pinctrl_touch: touchgrp {
  206. fsl,pins = <
  207. MX27_PAD_CSPI1_RDY__GPIO4_25 0x0 /* IRQ */
  208. >;
  209. };
  210. pinctrl_uart1: uart1grp {
  211. fsl,pins = <
  212. MX27_PAD_UART1_TXD__UART1_TXD 0x0
  213. MX27_PAD_UART1_RXD__UART1_RXD 0x0
  214. MX27_PAD_UART1_CTS__UART1_CTS 0x0
  215. MX27_PAD_UART1_RTS__UART1_RTS 0x0
  216. >;
  217. };
  218. pinctrl_uart2: uart2grp {
  219. fsl,pins = <
  220. MX27_PAD_UART2_TXD__UART2_TXD 0x0
  221. MX27_PAD_UART2_RXD__UART2_RXD 0x0
  222. MX27_PAD_UART2_CTS__UART2_CTS 0x0
  223. MX27_PAD_UART2_RTS__UART2_RTS 0x0
  224. >;
  225. };
  226. pinctrl_uart3: uart3grp {
  227. fsl,pins = <
  228. MX27_PAD_UART3_TXD__UART3_TXD 0x0
  229. MX27_PAD_UART3_RXD__UART3_RXD 0x0
  230. MX27_PAD_UART3_CTS__UART3_CTS 0x0
  231. MX27_PAD_UART3_RTS__UART3_RTS 0x0
  232. >;
  233. };
  234. };
  235. };