imx27-apf27dev.dts 5.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256
  1. // SPDX-License-Identifier: GPL-2.0-or-later
  2. /*
  3. * Copyright 2013 Armadeus Systems - <[email protected]>
  4. */
  5. /* APF27Dev is a docking board for the APF27 SOM */
  6. #include "imx27-apf27.dts"
  7. / {
  8. model = "Armadeus Systems APF27Dev docking/development board";
  9. compatible = "armadeus,imx27-apf27dev", "armadeus,imx27-apf27", "fsl,imx27";
  10. display: display {
  11. model = "Chimei-LW700AT9003";
  12. bits-per-pixel = <16>; /* non-standard but required */
  13. fsl,pcr = <0xfae80083>; /* non-standard but required */
  14. display-timings {
  15. native-mode = <&timing0>;
  16. timing0: 800x480 {
  17. clock-frequency = <33000033>;
  18. hactive = <800>;
  19. vactive = <480>;
  20. hback-porch = <96>;
  21. hfront-porch = <96>;
  22. vback-porch = <20>;
  23. vfront-porch = <21>;
  24. hsync-len = <64>;
  25. vsync-len = <4>;
  26. };
  27. };
  28. };
  29. gpio-keys {
  30. compatible = "gpio-keys";
  31. pinctrl-names = "default";
  32. pinctrl-0 = <&pinctrl_gpio_keys>;
  33. user-key {
  34. label = "user";
  35. gpios = <&gpio6 13 GPIO_ACTIVE_HIGH>;
  36. linux,code = <276>; /* BTN_EXTRA */
  37. };
  38. };
  39. leds {
  40. compatible = "gpio-leds";
  41. pinctrl-names = "default";
  42. pinctrl-0 = <&pinctrl_gpio_leds>;
  43. user {
  44. label = "Heartbeat";
  45. gpios = <&gpio6 14 GPIO_ACTIVE_HIGH>;
  46. linux,default-trigger = "heartbeat";
  47. };
  48. };
  49. regulators {
  50. compatible = "simple-bus";
  51. #address-cells = <1>;
  52. #size-cells = <0>;
  53. reg_max5821: regulator@0 {
  54. compatible = "regulator-fixed";
  55. reg = <0>;
  56. regulator-name = "max5821-reg";
  57. regulator-min-microvolt = <2500000>;
  58. regulator-max-microvolt = <2500000>;
  59. regulator-always-on;
  60. };
  61. };
  62. };
  63. &cspi1 {
  64. cs-gpios = <&gpio4 28 GPIO_ACTIVE_LOW>;
  65. pinctrl-names = "default";
  66. pinctrl-0 = <&pinctrl_cspi1 &pinctrl_cspi1_cs>;
  67. status = "okay";
  68. adc@0 {
  69. compatible = "maxim,max1027";
  70. reg = <0>;
  71. interrupt-parent = <&gpio5>;
  72. interrupts = <15 IRQ_TYPE_EDGE_FALLING>;
  73. pinctrl-names = "default";
  74. pinctrl-0 = <&pinctrl_max1027>;
  75. spi-max-frequency = <10000000>;
  76. };
  77. };
  78. &cspi2 {
  79. cs-gpios = <&gpio4 21 GPIO_ACTIVE_LOW>,
  80. <&gpio4 27 GPIO_ACTIVE_LOW>,
  81. <&gpio2 17 GPIO_ACTIVE_LOW>;
  82. pinctrl-names = "default";
  83. pinctrl-0 = <&pinctrl_cspi2 &pinctrl_cspi2_cs>;
  84. status = "okay";
  85. };
  86. &fb {
  87. display = <&display>;
  88. fsl,dmacr = <0x00020010>;
  89. pinctrl-names = "default";
  90. pinctrl-0 = <&pinctrl_imxfb1>;
  91. status = "okay";
  92. };
  93. &i2c1 {
  94. clock-frequency = <400000>;
  95. pinctrl-names = "default";
  96. pinctrl-0 = <&pinctrl_i2c1>;
  97. status = "okay";
  98. rtc@68 {
  99. compatible = "dallas,ds1374";
  100. reg = <0x68>;
  101. };
  102. max5821@38 {
  103. compatible = "maxim,max5821";
  104. reg = <0x38>;
  105. vref-supply = <&reg_max5821>;
  106. };
  107. };
  108. &i2c2 {
  109. pinctrl-names = "default";
  110. pinctrl-0 = <&pinctrl_i2c2>;
  111. status = "okay";
  112. };
  113. &iomuxc {
  114. imx27-apf27dev {
  115. pinctrl_cspi1: cspi1grp {
  116. fsl,pins = <
  117. MX27_PAD_CSPI1_MISO__CSPI1_MISO 0x0
  118. MX27_PAD_CSPI1_MOSI__CSPI1_MOSI 0x0
  119. MX27_PAD_CSPI1_SCLK__CSPI1_SCLK 0x0
  120. >;
  121. };
  122. pinctrl_cspi1_cs: cspi1csgrp {
  123. fsl,pins = <MX27_PAD_CSPI1_SS0__GPIO4_28 0x0>;
  124. };
  125. pinctrl_cspi2: cspi2grp {
  126. fsl,pins = <
  127. MX27_PAD_CSPI2_MISO__CSPI2_MISO 0x0
  128. MX27_PAD_CSPI2_MOSI__CSPI2_MOSI 0x0
  129. MX27_PAD_CSPI2_SCLK__CSPI2_SCLK 0x0
  130. >;
  131. };
  132. pinctrl_cspi2_cs: cspi2csgrp {
  133. fsl,pins = <
  134. MX27_PAD_CSI_D5__GPIO2_17 0x0
  135. MX27_PAD_CSPI2_SS0__GPIO4_21 0x0
  136. MX27_PAD_CSPI1_SS1__GPIO4_27 0x0
  137. >;
  138. };
  139. pinctrl_gpio_leds: gpioledsgrp {
  140. fsl,pins = <MX27_PAD_PC_VS1__GPIO6_14 0x0>;
  141. };
  142. pinctrl_gpio_keys: gpiokeysgrp {
  143. fsl,pins = <MX27_PAD_PC_VS2__GPIO6_13 0x0>;
  144. };
  145. pinctrl_imxfb1: imxfbgrp {
  146. fsl,pins = <
  147. MX27_PAD_CLS__CLS 0x0
  148. MX27_PAD_CONTRAST__CONTRAST 0x0
  149. MX27_PAD_LD0__LD0 0x0
  150. MX27_PAD_LD1__LD1 0x0
  151. MX27_PAD_LD2__LD2 0x0
  152. MX27_PAD_LD3__LD3 0x0
  153. MX27_PAD_LD4__LD4 0x0
  154. MX27_PAD_LD5__LD5 0x0
  155. MX27_PAD_LD6__LD6 0x0
  156. MX27_PAD_LD7__LD7 0x0
  157. MX27_PAD_LD8__LD8 0x0
  158. MX27_PAD_LD9__LD9 0x0
  159. MX27_PAD_LD10__LD10 0x0
  160. MX27_PAD_LD11__LD11 0x0
  161. MX27_PAD_LD12__LD12 0x0
  162. MX27_PAD_LD13__LD13 0x0
  163. MX27_PAD_LD14__LD14 0x0
  164. MX27_PAD_LD15__LD15 0x0
  165. MX27_PAD_LD16__LD16 0x0
  166. MX27_PAD_LD17__LD17 0x0
  167. MX27_PAD_LSCLK__LSCLK 0x0
  168. MX27_PAD_OE_ACD__OE_ACD 0x0
  169. MX27_PAD_PS__PS 0x0
  170. MX27_PAD_REV__REV 0x0
  171. MX27_PAD_SPL_SPR__SPL_SPR 0x0
  172. MX27_PAD_HSYNC__HSYNC 0x0
  173. MX27_PAD_VSYNC__VSYNC 0x0
  174. >;
  175. };
  176. pinctrl_i2c1: i2c1grp {
  177. fsl,pins = <
  178. MX27_PAD_I2C_DATA__I2C_DATA 0x0
  179. MX27_PAD_I2C_CLK__I2C_CLK 0x0
  180. >;
  181. };
  182. pinctrl_i2c2: i2c2grp {
  183. fsl,pins = <
  184. MX27_PAD_I2C2_SDA__I2C2_SDA 0x0
  185. MX27_PAD_I2C2_SCL__I2C2_SCL 0x0
  186. >;
  187. };
  188. pinctrl_max1027: max1027 {
  189. fsl,pins = <
  190. MX27_PAD_UART1_CTS__GPIO5_14 0x0 /* CNVST */
  191. MX27_PAD_UART1_RTS__GPIO5_15 0x0 /* EOC */
  192. >;
  193. };
  194. pinctrl_pwm: pwmgrp {
  195. fsl,pins = <
  196. MX27_PAD_PWMO__PWMO 0x0
  197. >;
  198. };
  199. pinctrl_sdhc2: sdhc2grp {
  200. fsl,pins = <
  201. MX27_PAD_SD2_CLK__SD2_CLK 0x0
  202. MX27_PAD_SD2_CMD__SD2_CMD 0x0
  203. MX27_PAD_SD2_D0__SD2_D0 0x0
  204. MX27_PAD_SD2_D1__SD2_D1 0x0
  205. MX27_PAD_SD2_D2__SD2_D2 0x0
  206. MX27_PAD_SD2_D3__SD2_D3 0x0
  207. >;
  208. };
  209. pinctrl_sdhc2_cd: sdhc2cdgrp {
  210. fsl,pins = <MX27_PAD_TOUT__GPIO3_14 0x0>;
  211. };
  212. };
  213. };
  214. &sdhci2 {
  215. bus-width = <4>;
  216. cd-gpios = <&gpio3 14 GPIO_ACTIVE_HIGH>;
  217. pinctrl-names = "default";
  218. pinctrl-0 = <&pinctrl_sdhc2 &pinctrl_sdhc2_cd>;
  219. status = "okay";
  220. };
  221. &pwm {
  222. pinctrl-names = "default";
  223. pinctrl-0 = <&pinctrl_pwm>;
  224. };