hip04-d01.dts 560 B

1234567891011121314151617181920212223242526272829
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * Copyright (C) 2013-2014 Linaro Ltd.
  4. * Author: Haojian Zhuang <[email protected]>
  5. */
  6. /dts-v1/;
  7. #include "hip04.dtsi"
  8. / {
  9. /* memory bus is 64-bit */
  10. #address-cells = <2>;
  11. #size-cells = <2>;
  12. model = "Hisilicon D01 Development Board";
  13. compatible = "hisilicon,hip04-d01";
  14. memory@0,10000000 {
  15. device_type = "memory";
  16. reg = <0x00000000 0x10000000 0x00000000 0xc0000000>,
  17. <0x00000004 0xc0000000 0x00000003 0x40000000>;
  18. };
  19. soc {
  20. uart0: serial@4007000 {
  21. status = "ok";
  22. };
  23. };
  24. };