exynos4210-trats.dts 12 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562563
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * Samsung's Exynos4210 based Trats board device tree source
  4. *
  5. * Copyright (c) 2012 Samsung Electronics Co., Ltd.
  6. * http://www.samsung.com
  7. *
  8. * Device tree source file for Samsung's Trats board which is based on
  9. * Samsung's Exynos4210 SoC.
  10. */
  11. /dts-v1/;
  12. #include "exynos4210.dtsi"
  13. #include <dt-bindings/gpio/gpio.h>
  14. / {
  15. model = "Samsung Trats based on Exynos4210";
  16. compatible = "samsung,trats", "samsung,exynos4210", "samsung,exynos4";
  17. chassis-type = "handset";
  18. memory@40000000 {
  19. device_type = "memory";
  20. reg = <0x40000000 0x10000000
  21. 0x50000000 0x10000000
  22. 0x60000000 0x10000000
  23. 0x70000000 0x10000000>;
  24. };
  25. chosen {
  26. bootargs = "root=/dev/mmcblk0p5 rootwait earlyprintk panic=5";
  27. stdout-path = "serial2:115200n8";
  28. };
  29. vemmc_reg: regulator-0 {
  30. compatible = "regulator-fixed";
  31. regulator-name = "VMEM_VDD_2.8V";
  32. regulator-min-microvolt = <2800000>;
  33. regulator-max-microvolt = <2800000>;
  34. gpio = <&gpk0 2 GPIO_ACTIVE_HIGH>;
  35. enable-active-high;
  36. };
  37. tsp_reg: regulator-1 {
  38. compatible = "regulator-fixed";
  39. regulator-name = "TSP_FIXED_VOLTAGES";
  40. regulator-min-microvolt = <2800000>;
  41. regulator-max-microvolt = <2800000>;
  42. gpio = <&gpl0 3 GPIO_ACTIVE_HIGH>;
  43. enable-active-high;
  44. };
  45. cam_af_28v_reg: regulator-2 {
  46. compatible = "regulator-fixed";
  47. regulator-name = "8M_AF_2.8V_EN";
  48. regulator-min-microvolt = <2800000>;
  49. regulator-max-microvolt = <2800000>;
  50. gpio = <&gpk1 1 GPIO_ACTIVE_HIGH>;
  51. enable-active-high;
  52. };
  53. cam_io_en_reg: regulator-3 {
  54. compatible = "regulator-fixed";
  55. regulator-name = "CAM_IO_EN";
  56. regulator-min-microvolt = <2800000>;
  57. regulator-max-microvolt = <2800000>;
  58. gpio = <&gpe2 1 GPIO_ACTIVE_HIGH>;
  59. enable-active-high;
  60. };
  61. cam_io_12v_reg: regulator-4 {
  62. compatible = "regulator-fixed";
  63. regulator-name = "8M_1.2V_EN";
  64. regulator-min-microvolt = <1200000>;
  65. regulator-max-microvolt = <1200000>;
  66. gpio = <&gpe2 5 GPIO_ACTIVE_HIGH>;
  67. enable-active-high;
  68. };
  69. vt_core_15v_reg: regulator-5 {
  70. compatible = "regulator-fixed";
  71. regulator-name = "VT_CORE_1.5V";
  72. regulator-min-microvolt = <1500000>;
  73. regulator-max-microvolt = <1500000>;
  74. gpio = <&gpe2 2 GPIO_ACTIVE_HIGH>;
  75. enable-active-high;
  76. };
  77. gpio-keys {
  78. compatible = "gpio-keys";
  79. vol-down-key {
  80. gpios = <&gpx2 1 GPIO_ACTIVE_LOW>;
  81. linux,code = <114>;
  82. label = "volume down";
  83. debounce-interval = <10>;
  84. };
  85. vol-up-key {
  86. gpios = <&gpx2 0 GPIO_ACTIVE_LOW>;
  87. linux,code = <115>;
  88. label = "volume up";
  89. debounce-interval = <10>;
  90. };
  91. power-key {
  92. gpios = <&gpx2 7 GPIO_ACTIVE_LOW>;
  93. linux,code = <116>;
  94. label = "power";
  95. debounce-interval = <10>;
  96. wakeup-source;
  97. };
  98. ok-key {
  99. gpios = <&gpx3 5 GPIO_ACTIVE_LOW>;
  100. linux,code = <352>;
  101. label = "ok";
  102. debounce-interval = <10>;
  103. };
  104. };
  105. wlan_pwrseq: sdhci3-pwrseq {
  106. compatible = "mmc-pwrseq-simple";
  107. reset-gpios = <&gpl1 2 GPIO_ACTIVE_LOW>;
  108. };
  109. fixed-rate-clocks {
  110. xxti {
  111. compatible = "samsung,clock-xxti";
  112. clock-frequency = <0>;
  113. };
  114. xusbxti {
  115. compatible = "samsung,clock-xusbxti";
  116. clock-frequency = <24000000>;
  117. };
  118. pmic_ap_clk: pmic-ap-clk {
  119. /* Workaround for missing clock on max8997 PMIC */
  120. compatible = "fixed-clock";
  121. #clock-cells = <0>;
  122. clock-frequency = <32768>;
  123. };
  124. };
  125. };
  126. &camera {
  127. pinctrl-names = "default";
  128. pinctrl-0 = <>;
  129. status = "okay";
  130. };
  131. &cpu0 {
  132. cpu0-supply = <&varm_breg>;
  133. };
  134. &cpu_thermal {
  135. cooling-maps {
  136. map0 {
  137. /* Corresponds to 800MHz at freq_table */
  138. cooling-device = <&cpu0 2 2>, <&cpu1 2 2>;
  139. };
  140. map1 {
  141. /* Corresponds to 200MHz at freq_table */
  142. cooling-device = <&cpu0 4 4>, <&cpu1 4 4>;
  143. };
  144. };
  145. };
  146. &dsi_0 {
  147. vddcore-supply = <&vusb_reg>;
  148. vddio-supply = <&vmipi_reg>;
  149. samsung,burst-clock-frequency = <500000000>;
  150. samsung,esc-clock-frequency = <20000000>;
  151. samsung,pll-clock-frequency = <24000000>;
  152. status = "okay";
  153. panel@0 {
  154. reg = <0>;
  155. compatible = "samsung,s6e8aa0";
  156. vdd3-supply = <&vcclcd_reg>;
  157. vci-supply = <&vlcd_reg>;
  158. reset-gpios = <&gpy4 5 GPIO_ACTIVE_HIGH>;
  159. power-on-delay = <50>;
  160. reset-delay = <100>;
  161. init-delay = <100>;
  162. flip-horizontal;
  163. flip-vertical;
  164. panel-width-mm = <58>;
  165. panel-height-mm = <103>;
  166. display-timings {
  167. timing-0 {
  168. clock-frequency = <57153600>;
  169. hactive = <720>;
  170. vactive = <1280>;
  171. hfront-porch = <5>;
  172. hback-porch = <5>;
  173. hsync-len = <5>;
  174. vfront-porch = <13>;
  175. vback-porch = <1>;
  176. vsync-len = <2>;
  177. };
  178. };
  179. };
  180. };
  181. &exynos_usbphy {
  182. status = "okay";
  183. vbus-supply = <&safe1_sreg>;
  184. };
  185. &fimc_0 {
  186. status = "okay";
  187. assigned-clocks = <&clock CLK_MOUT_FIMC0>,
  188. <&clock CLK_SCLK_FIMC0>;
  189. assigned-clock-parents = <&clock CLK_SCLK_MPLL>;
  190. assigned-clock-rates = <0>, <160000000>;
  191. };
  192. &fimc_1 {
  193. status = "okay";
  194. assigned-clocks = <&clock CLK_MOUT_FIMC1>,
  195. <&clock CLK_SCLK_FIMC1>;
  196. assigned-clock-parents = <&clock CLK_SCLK_MPLL>;
  197. assigned-clock-rates = <0>, <160000000>;
  198. };
  199. &fimc_2 {
  200. status = "okay";
  201. assigned-clocks = <&clock CLK_MOUT_FIMC2>,
  202. <&clock CLK_SCLK_FIMC2>;
  203. assigned-clock-parents = <&clock CLK_SCLK_MPLL>;
  204. assigned-clock-rates = <0>, <160000000>;
  205. };
  206. &fimc_3 {
  207. status = "okay";
  208. assigned-clocks = <&clock CLK_MOUT_FIMC3>,
  209. <&clock CLK_SCLK_FIMC3>;
  210. assigned-clock-parents = <&clock CLK_SCLK_MPLL>;
  211. assigned-clock-rates = <0>, <160000000>;
  212. };
  213. &fimd {
  214. status = "okay";
  215. };
  216. &gpu {
  217. status = "okay";
  218. };
  219. &hsotg {
  220. vusb_d-supply = <&vusb_reg>;
  221. vusb_a-supply = <&vusbdac_reg>;
  222. dr_mode = "peripheral";
  223. status = "okay";
  224. };
  225. &i2c_3 {
  226. samsung,i2c-sda-delay = <100>;
  227. samsung,i2c-slave-addr = <0x10>;
  228. samsung,i2c-max-bus-freq = <400000>;
  229. pinctrl-0 = <&i2c3_bus>;
  230. pinctrl-names = "default";
  231. status = "okay";
  232. touchscreen@48 {
  233. compatible = "melfas,mms114";
  234. reg = <0x48>;
  235. interrupt-parent = <&gpx0>;
  236. interrupts = <4 IRQ_TYPE_EDGE_FALLING>;
  237. touchscreen-size-x = <720>;
  238. touchscreen-size-y = <1280>;
  239. avdd-supply = <&tsp_reg>;
  240. vdd-supply = <&tsp_reg>;
  241. };
  242. };
  243. &i2c_5 {
  244. samsung,i2c-sda-delay = <100>;
  245. samsung,i2c-slave-addr = <0x10>;
  246. samsung,i2c-max-bus-freq = <100000>;
  247. pinctrl-0 = <&i2c5_bus>;
  248. pinctrl-names = "default";
  249. status = "okay";
  250. pmic@66 {
  251. compatible = "maxim,max8997-pmic";
  252. reg = <0x66>;
  253. interrupts-extended = <&gpx0 7 IRQ_TYPE_LEVEL_LOW>,
  254. <&gpx2 3 IRQ_TYPE_EDGE_FALLING>;
  255. max8997,pmic-buck1-uses-gpio-dvs;
  256. max8997,pmic-buck2-uses-gpio-dvs;
  257. max8997,pmic-buck5-uses-gpio-dvs;
  258. max8997,pmic-ignore-gpiodvs-side-effect;
  259. max8997,pmic-buck125-default-dvs-idx = <0>;
  260. max8997,pmic-buck125-dvs-gpios = <&gpx0 5 GPIO_ACTIVE_HIGH>,
  261. <&gpx0 6 GPIO_ACTIVE_HIGH>,
  262. <&gpl0 0 GPIO_ACTIVE_HIGH>;
  263. max8997,pmic-buck1-dvs-voltage = <1350000>, <1300000>,
  264. <1250000>, <1200000>,
  265. <1150000>, <1100000>,
  266. <1000000>, <950000>;
  267. max8997,pmic-buck2-dvs-voltage = <1100000>, <1000000>,
  268. <950000>, <900000>,
  269. <1100000>, <1000000>,
  270. <950000>, <900000>;
  271. max8997,pmic-buck5-dvs-voltage = <1200000>, <1200000>,
  272. <1200000>, <1200000>,
  273. <1200000>, <1200000>,
  274. <1200000>, <1200000>;
  275. regulators {
  276. valive_reg: LDO2 {
  277. regulator-name = "VALIVE_1.1V_C210";
  278. regulator-min-microvolt = <1100000>;
  279. regulator-max-microvolt = <1100000>;
  280. regulator-always-on;
  281. };
  282. vusb_reg: LDO3 {
  283. regulator-name = "VUSB_1.1V_C210";
  284. regulator-min-microvolt = <1100000>;
  285. regulator-max-microvolt = <1100000>;
  286. };
  287. vmipi_reg: LDO4 {
  288. regulator-name = "VMIPI_1.8V";
  289. regulator-min-microvolt = <1800000>;
  290. regulator-max-microvolt = <1800000>;
  291. };
  292. vpda_reg: LDO6 {
  293. regulator-name = "VCC_1.8V_PDA";
  294. regulator-min-microvolt = <1800000>;
  295. regulator-max-microvolt = <1800000>;
  296. regulator-always-on;
  297. };
  298. vcam_reg: LDO7 {
  299. regulator-name = "CAM_ISP_1.8V";
  300. regulator-min-microvolt = <1800000>;
  301. regulator-max-microvolt = <1800000>;
  302. };
  303. vusbdac_reg: LDO8 {
  304. regulator-name = "VUSB+VDAC_3.3V_C210";
  305. regulator-min-microvolt = <3300000>;
  306. regulator-max-microvolt = <3300000>;
  307. };
  308. vccpda_reg: LDO9 {
  309. regulator-name = "VCC_2.8V_PDA";
  310. regulator-min-microvolt = <2800000>;
  311. regulator-max-microvolt = <2800000>;
  312. regulator-always-on;
  313. };
  314. vpll_reg: LDO10 {
  315. regulator-name = "VPLL_1.1V_C210";
  316. regulator-min-microvolt = <1100000>;
  317. regulator-max-microvolt = <1100000>;
  318. regulator-always-on;
  319. };
  320. vtcam_reg: LDO12 {
  321. regulator-name = "VT_CAM_1.8V";
  322. regulator-min-microvolt = <1800000>;
  323. regulator-max-microvolt = <1800000>;
  324. };
  325. vcclcd_reg: LDO13 {
  326. regulator-name = "VCC_3.3V_LCD";
  327. regulator-min-microvolt = <3300000>;
  328. regulator-max-microvolt = <3300000>;
  329. };
  330. vlcd_reg: LDO15 {
  331. regulator-name = "VLCD_2.2V";
  332. regulator-min-microvolt = <2200000>;
  333. regulator-max-microvolt = <2200000>;
  334. };
  335. camsensor_reg: LDO16 {
  336. regulator-name = "CAM_SENSOR_IO_1.8V";
  337. regulator-min-microvolt = <1800000>;
  338. regulator-max-microvolt = <1800000>;
  339. };
  340. tflash_reg: LDO17 {
  341. regulator-name = "VTF_2.8V";
  342. regulator-min-microvolt = <2800000>;
  343. regulator-max-microvolt = <2800000>;
  344. };
  345. vddq_reg: LDO21 {
  346. regulator-name = "VDDQ_M1M2_1.2V";
  347. regulator-min-microvolt = <1200000>;
  348. regulator-max-microvolt = <1200000>;
  349. regulator-always-on;
  350. };
  351. varm_breg: BUCK1 {
  352. regulator-name = "VARM_1.2V_C210";
  353. regulator-min-microvolt = <900000>;
  354. regulator-max-microvolt = <1350000>;
  355. regulator-always-on;
  356. };
  357. vint_breg: BUCK2 {
  358. regulator-name = "VINT_1.1V_C210";
  359. regulator-min-microvolt = <900000>;
  360. regulator-max-microvolt = <1100000>;
  361. regulator-always-on;
  362. };
  363. camisp_breg: BUCK4 {
  364. regulator-name = "CAM_ISP_CORE_1.2V";
  365. regulator-min-microvolt = <1200000>;
  366. regulator-max-microvolt = <1200000>;
  367. };
  368. vmem_breg: BUCK5 {
  369. regulator-name = "VMEM_1.2V_C210";
  370. regulator-min-microvolt = <1200000>;
  371. regulator-max-microvolt = <1200000>;
  372. regulator-always-on;
  373. };
  374. vccsub_breg: BUCK7 {
  375. regulator-name = "VCC_SUB_2.0V";
  376. regulator-min-microvolt = <2000000>;
  377. regulator-max-microvolt = <2000000>;
  378. regulator-always-on;
  379. };
  380. safe1_sreg: ESAFEOUT1 {
  381. regulator-name = "SAFEOUT1";
  382. };
  383. safe2_sreg: ESAFEOUT2 {
  384. regulator-name = "SAFEOUT2";
  385. regulator-boot-on;
  386. };
  387. EN32KHZ_AP {
  388. regulator-name = "EN32KHZ_AP";
  389. regulator-always-on;
  390. };
  391. EN32KHZ_CP {
  392. regulator-name = "EN32KHZ_CP";
  393. regulator-always-on;
  394. };
  395. };
  396. };
  397. };
  398. &pinctrl_1 {
  399. bt_shutdown: bt-shutdown-pins {
  400. samsung,pins = "gpl1-0";
  401. samsung,pin-function = <EXYNOS_PIN_FUNC_OUTPUT>;
  402. samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>;
  403. };
  404. bt_host_wakeup: bt-host-wakeup-pins {
  405. samsung,pins = "gpx2-6";
  406. samsung,pin-function = <EXYNOS_PIN_FUNC_INPUT>;
  407. samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>;
  408. };
  409. bt_device_wakeup: bt-device-wakeup-pins {
  410. samsung,pins = "gpx3-1";
  411. samsung,pin-function = <EXYNOS_PIN_FUNC_OUTPUT>;
  412. samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>;
  413. };
  414. };
  415. &rtc {
  416. status = "okay";
  417. clocks = <&clock CLK_RTC>, <&pmic_ap_clk>;
  418. clock-names = "rtc", "rtc_src";
  419. };
  420. &sdhci_0 {
  421. bus-width = <8>;
  422. non-removable;
  423. pinctrl-0 = <&sd0_clk &sd0_cmd &sd0_bus8>;
  424. pinctrl-names = "default";
  425. vmmc-supply = <&vemmc_reg>;
  426. status = "okay";
  427. };
  428. &sdhci_2 {
  429. bus-width = <4>;
  430. pinctrl-0 = <&sd2_clk &sd2_cmd &sd2_bus4>;
  431. pinctrl-names = "default";
  432. vmmc-supply = <&tflash_reg>;
  433. cd-gpios = <&gpx3 4 GPIO_ACTIVE_LOW>;
  434. status = "okay";
  435. };
  436. &sdhci_3 {
  437. status = "okay";
  438. #address-cells = <1>;
  439. #size-cells = <0>;
  440. non-removable;
  441. bus-width = <4>;
  442. mmc-pwrseq = <&wlan_pwrseq>;
  443. vmmc-supply = <&tflash_reg>;
  444. pinctrl-names = "default";
  445. pinctrl-0 = <&sd3_clk>, <&sd3_cmd>, <&sd3_bus4>;
  446. brcmf: wifi@1 {
  447. compatible = "brcm,bcm4330-fmac", "brcm,bcm4329-fmac";
  448. reg = <1>;
  449. interrupt-parent = <&gpx2>;
  450. interrupts = <5 IRQ_TYPE_LEVEL_HIGH>;
  451. interrupt-names = "host-wake";
  452. };
  453. };
  454. &serial_0 {
  455. status = "okay";
  456. pinctrl-0 = <&uart0_data &uart0_fctl>;
  457. pinctrl-names = "default";
  458. bluetooth {
  459. compatible = "brcm,bcm4330-bt";
  460. pinctrl-0 = <&bt_shutdown &bt_device_wakeup &bt_host_wakeup>;
  461. pinctrl-names = "default";
  462. shutdown-gpios = <&gpl1 0 GPIO_ACTIVE_HIGH>;
  463. device-wakeup-gpios = <&gpx3 1 GPIO_ACTIVE_HIGH>;
  464. host-wakeup-gpios = <&gpx2 6 GPIO_ACTIVE_HIGH>;
  465. };
  466. };
  467. &serial_1 {
  468. status = "okay";
  469. };
  470. &serial_2 {
  471. status = "okay";
  472. };
  473. &serial_3 {
  474. status = "okay";
  475. };
  476. &tmu {
  477. status = "okay";
  478. };