at91-lmu5000.dts 2.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * Device Tree file for CalAmp LMU5000 board
  4. *
  5. * Copyright (C) 2013 Adam Porter <[email protected]>
  6. */
  7. /dts-v1/;
  8. #include "at91sam9g20.dtsi"
  9. / {
  10. model = "CalAmp LMU5000";
  11. compatible = "calamp,lmu5000", "atmel,at91sam9g20", "atmel,at91sam9";
  12. chosen {
  13. bootargs = "mem=64M console=ttyS0,115200 rootfstype=jffs2";
  14. };
  15. memory {
  16. reg = <0x20000000 0x4000000>;
  17. };
  18. clocks {
  19. #address-cells = <1>;
  20. #size-cells = <1>;
  21. ranges;
  22. main_clock: clock@0 {
  23. compatible = "atmel,osc", "fixed-clock";
  24. clock-frequency = <18432000>;
  25. };
  26. };
  27. };
  28. &dbgu {
  29. status = "okay";
  30. };
  31. &ebi {
  32. status = "okay";
  33. nand_controller: nand-controller {
  34. pinctrl-0 = <&pinctrl_nand_cs &pinctrl_nand_rb>;
  35. pinctrl-names = "default";
  36. status = "okay";
  37. nand@3 {
  38. reg = <0x3 0x0 0x800000>;
  39. rb-gpios = <&pioC 13 GPIO_ACTIVE_HIGH>;
  40. cs-gpios = <&pioC 14 GPIO_ACTIVE_HIGH>;
  41. nand-bus-width = <8>;
  42. nand-ecc-mode = "soft";
  43. nand-on-flash-bbt;
  44. label = "atmel_nand";
  45. status = "okay";
  46. partitions {
  47. compatible = "fixed-partitions";
  48. #address-cells = <1>;
  49. #size-cells = <1>;
  50. kernel@0 {
  51. label = "kernel";
  52. reg = <0x0 0x400000>;
  53. };
  54. rootfs@400000 {
  55. label = "rootfs";
  56. reg = <0x400000 0x3C00000>;
  57. };
  58. user1@4000000 {
  59. label = "user1";
  60. reg = <0x4000000 0x2000000>;
  61. };
  62. user2@6000000 {
  63. label = "user2";
  64. reg = <0x6000000 0x2000000>;
  65. };
  66. };
  67. };
  68. };
  69. };
  70. &macb0 {
  71. phy-mode = "mii";
  72. status = "okay";
  73. };
  74. &pinctrl {
  75. board {
  76. pinctrl_pck0_as_mck: pck0_as_mck {
  77. atmel,pins = <AT91_PIOC 1 AT91_PERIPH_B AT91_PINCTRL_NONE>;
  78. };
  79. };
  80. usb0 {
  81. pinctrl_usb1_vbus_gpio: usb0_vbus_gpio {
  82. atmel,pins = <AT91_PIOC 5 AT91_PERIPH_GPIO AT91_PINCTRL_NONE>;
  83. };
  84. };
  85. };
  86. &ssc0 {
  87. status = "okay";
  88. pinctrl-0 = <&pinctrl_ssc0_tx>;
  89. };
  90. &uart0 {
  91. status = "okay";
  92. };
  93. &uart1 {
  94. status = "okay";
  95. };
  96. &usart0 {
  97. pinctrl-0 =
  98. <&pinctrl_usart0
  99. &pinctrl_usart0_rts
  100. &pinctrl_usart0_cts
  101. &pinctrl_usart0_dtr_dsr
  102. &pinctrl_usart0_dcd
  103. &pinctrl_usart0_ri>;
  104. status = "okay";
  105. };
  106. &usart2 {
  107. status = "okay";
  108. };
  109. &usb0 {
  110. num-ports = <2>;
  111. status = "okay";
  112. };
  113. &usb1 {
  114. pinctrl-names = "default";
  115. pinctrl-0 = <&pinctrl_usb1_vbus_gpio>;
  116. atmel,vbus-gpio = <&pioC 5 GPIO_ACTIVE_HIGH>;
  117. status = "okay";
  118. };
  119. &watchdog {
  120. status = "okay";
  121. };