armada-385-linksys-rango.dts 3.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176
  1. // SPDX-License-Identifier: (GPL-2.0 OR MIT)
  2. /*
  3. * Device Tree file for the Linksys WRT3200ACM (Rango)
  4. *
  5. * Copyright (C) 2016 Imre Kaloz <[email protected]>
  6. */
  7. /dts-v1/;
  8. #include <dt-bindings/gpio/gpio.h>
  9. #include <dt-bindings/input/input.h>
  10. #include "armada-385-linksys.dtsi"
  11. / {
  12. model = "Linksys WRT3200ACM";
  13. compatible = "linksys,rango", "linksys,armada385", "marvell,armada385",
  14. "marvell,armada380";
  15. };
  16. &expander0 {
  17. wan_amber@0 {
  18. label = "rango:amber:wan";
  19. reg = <0x0>;
  20. };
  21. wan_white@1 {
  22. label = "rango:white:wan";
  23. reg = <0x1>;
  24. };
  25. usb2@5 {
  26. label = "rango:white:usb2";
  27. reg = <0x5>;
  28. };
  29. usb3_1@6 {
  30. label = "rango:white:usb3_1";
  31. reg = <0x6>;
  32. };
  33. usb3_2@7 {
  34. label = "rango:white:usb3_2";
  35. reg = <0x7>;
  36. };
  37. wps_white@8 {
  38. label = "rango:white:wps";
  39. reg = <0x8>;
  40. };
  41. wps_amber@9 {
  42. label = "rango:amber:wps";
  43. reg = <0x9>;
  44. };
  45. };
  46. &gpio_leds {
  47. power {
  48. gpios = <&gpio1 24 GPIO_ACTIVE_HIGH>;
  49. label = "rango:white:power";
  50. };
  51. sata {
  52. gpios = <&gpio0 21 GPIO_ACTIVE_LOW>;
  53. label = "rango:white:sata";
  54. };
  55. wlan_2g {
  56. gpios = <&gpio1 13 GPIO_ACTIVE_LOW>;
  57. label = "rango:white:wlan_2g";
  58. };
  59. wlan_5g {
  60. gpios = <&gpio1 14 GPIO_ACTIVE_LOW>;
  61. label = "rango:white:wlan_5g";
  62. };
  63. };
  64. &gpio_leds_pins {
  65. marvell,pins = "mpp21", "mpp45", "mpp46", "mpp56";
  66. };
  67. &nand {
  68. /* AMD/Spansion S34ML02G2 256MiB, OEM Layout */
  69. partitions {
  70. compatible = "fixed-partitions";
  71. #address-cells = <1>;
  72. #size-cells = <1>;
  73. partition@0 {
  74. label = "u-boot";
  75. reg = <0x0000000 0x200000>; /* 2MiB */
  76. read-only;
  77. };
  78. partition@200000 {
  79. label = "u_env";
  80. reg = <0x200000 0x20000>; /* 128KiB */
  81. };
  82. partition@220000 {
  83. label = "s_env";
  84. reg = <0x220000 0x40000>; /* 256KiB */
  85. };
  86. partition@7e0000 {
  87. label = "devinfo";
  88. reg = <0x7e0000 0x40000>; /* 256KiB */
  89. read-only;
  90. };
  91. partition@820000 {
  92. label = "sysdiag";
  93. reg = <0x820000 0x1e0000>; /* 1920KiB */
  94. read-only;
  95. };
  96. /* kernel1 overlaps with rootfs1 by design */
  97. partition@a00000 {
  98. label = "kernel1";
  99. reg = <0xa00000 0x5000000>; /* 80MiB */
  100. };
  101. partition@1000000 {
  102. label = "rootfs1";
  103. reg = <0x1000000 0x4a00000>; /* 74MiB */
  104. };
  105. /* kernel2 overlaps with rootfs2 by design */
  106. partition@5a00000 {
  107. label = "kernel2";
  108. reg = <0x5a00000 0x5000000>; /* 80MiB */
  109. };
  110. partition@6000000 {
  111. label = "rootfs2";
  112. reg = <0x6000000 0x4a00000>; /* 74MiB */
  113. };
  114. /*
  115. * 86MiB, last MiB is for the BBT, not writable
  116. */
  117. partition@aa00000 {
  118. label = "syscfg";
  119. reg = <0xaa00000 0x5600000>;
  120. };
  121. /*
  122. * Unused area between "s_env" and "devinfo".
  123. * Moved here because otherwise the renumbered
  124. * partitions would break the bootloader
  125. * supplied bootargs
  126. */
  127. partition@180000 {
  128. label = "unused_area";
  129. reg = <0x260000 0x5c0000>; /* 5.75MiB */
  130. };
  131. };
  132. };
  133. &sdhci {
  134. pinctrl-names = "default";
  135. pinctrl-0 = <&sdhci_pins>;
  136. no-1-8-v;
  137. non-removable;
  138. wp-inverted;
  139. bus-width = <8>;
  140. status = "okay";
  141. };
  142. &usb3_1_vbus {
  143. gpio = <&gpio1 12 GPIO_ACTIVE_HIGH>;
  144. };
  145. &usb3_1_vbus_pins {
  146. marvell,pins = "mpp44";
  147. };