am335x-osd335x-common.dtsi 2.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * Copyright (C) 2012 Texas Instruments Incorporated - https://www.ti.com/
  4. *
  5. * Author: Robert Nelson <[email protected]>
  6. */
  7. / {
  8. cpus {
  9. cpu@0 {
  10. cpu0-supply = <&dcdc2_reg>;
  11. };
  12. };
  13. memory@80000000 {
  14. device_type = "memory";
  15. reg = <0x80000000 0x20000000>; /* 512 MB */
  16. };
  17. };
  18. &cpu0_opp_table {
  19. /*
  20. * Octavo Systems:
  21. * The EFUSE_SMA register is not programmed for any of the AM335x wafers
  22. * we get and we are not programming them during our production test.
  23. * Therefore, from a DEVICE_ID revision point of view, the silicon looks
  24. * like it is Revision 2.1. However, from an EFUSE_SMA point of view for
  25. * the HW OPP table, the silicon looks like it is Revision 1.0 (ie the
  26. * EFUSE_SMA register reads as all zeros).
  27. */
  28. oppnitro-1000000000 {
  29. opp-supported-hw = <0x06 0x0100>;
  30. };
  31. };
  32. &am33xx_pinmux {
  33. i2c0_pins: pinmux-i2c0-pins {
  34. pinctrl-single,pins = <
  35. AM33XX_PADCONF(AM335X_PIN_I2C0_SDA, PIN_INPUT_PULLUP, MUX_MODE0)
  36. AM33XX_PADCONF(AM335X_PIN_I2C0_SCL, PIN_INPUT_PULLUP, MUX_MODE0)
  37. >;
  38. };
  39. };
  40. &i2c0 {
  41. pinctrl-names = "default";
  42. pinctrl-0 = <&i2c0_pins>;
  43. status = "okay";
  44. clock-frequency = <400000>;
  45. tps: tps@24 {
  46. reg = <0x24>;
  47. };
  48. };
  49. /include/ "tps65217.dtsi"
  50. &tps {
  51. interrupts = <7>; /* NMI */
  52. interrupt-parent = <&intc>;
  53. ti,pmic-shutdown-controller;
  54. pwrbutton {
  55. interrupts = <2>;
  56. status = "okay";
  57. };
  58. regulators {
  59. dcdc1_reg: regulator@0 {
  60. regulator-name = "vdds_dpr";
  61. regulator-always-on;
  62. };
  63. dcdc2_reg: regulator@1 {
  64. /* VDD_MPU voltage limits 0.95V - 1.26V with +/-4% tolerance */
  65. regulator-name = "vdd_mpu";
  66. regulator-min-microvolt = <925000>;
  67. regulator-max-microvolt = <1351500>;
  68. regulator-boot-on;
  69. regulator-always-on;
  70. };
  71. dcdc3_reg: regulator@2 {
  72. /* VDD_CORE voltage limits 0.95V - 1.1V with +/-4% tolerance */
  73. regulator-name = "vdd_core";
  74. regulator-min-microvolt = <925000>;
  75. regulator-max-microvolt = <1150000>;
  76. regulator-boot-on;
  77. regulator-always-on;
  78. };
  79. ldo1_reg: regulator@3 {
  80. regulator-name = "vio,vrtc,vdds";
  81. regulator-always-on;
  82. };
  83. ldo2_reg: regulator@4 {
  84. regulator-name = "vdd_3v3aux";
  85. regulator-always-on;
  86. };
  87. ldo3_reg: regulator@5 {
  88. regulator-name = "vdd_1v8";
  89. regulator-min-microvolt = <1800000>;
  90. regulator-max-microvolt = <1800000>;
  91. regulator-always-on;
  92. };
  93. ldo4_reg: regulator@6 {
  94. regulator-name = "vdd_3v3a";
  95. regulator-always-on;
  96. };
  97. };
  98. };
  99. &aes {
  100. status = "okay";
  101. };
  102. &sham {
  103. status = "okay";
  104. };