skeleton_hs.dtsi 905 B

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * Copyright (C) 2016 Synopsys, Inc. (www.synopsys.com)
  4. */
  5. / {
  6. compatible = "snps,arc";
  7. #address-cells = <1>;
  8. #size-cells = <1>;
  9. chosen { };
  10. aliases { };
  11. cpus {
  12. #address-cells = <1>;
  13. #size-cells = <0>;
  14. cpu@0 {
  15. device_type = "cpu";
  16. compatible = "snps,archs38";
  17. reg = <0>;
  18. clocks = <&core_clk>;
  19. };
  20. };
  21. /* TIMER0 with interrupt for clockevent */
  22. timer0 {
  23. compatible = "snps,arc-timer";
  24. interrupts = <16>;
  25. interrupt-parent = <&core_intc>;
  26. clocks = <&core_clk>;
  27. };
  28. /* 64-bit Local RTC: preferred clocksource for UP */
  29. rtc {
  30. compatible = "snps,archs-timer-rtc";
  31. clocks = <&core_clk>;
  32. };
  33. /* TIMER1 for free running clocksource: Fallback if rtc not found */
  34. timer1 {
  35. compatible = "snps,arc-timer";
  36. clocks = <&core_clk>;
  37. };
  38. memory {
  39. device_type = "memory";
  40. reg = <0x80000000 0x10000000>; /* 256M */
  41. };
  42. };