head_64.h 2.1 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081
  1. /* SPDX-License-Identifier: GPL-2.0 */
  2. #ifndef _SPARC64_HEAD_H
  3. #define _SPARC64_HEAD_H
  4. #include <asm/pstate.h>
  5. /* wrpr %g0, val, %gl */
  6. #define SET_GL(val) \
  7. .word 0xa1902000 | val
  8. /* rdpr %gl, %gN */
  9. #define GET_GL_GLOBAL(N) \
  10. .word 0x81540000 | (N << 25)
  11. #define KERNBASE 0x400000
  12. #define PTREGS_OFF (STACK_BIAS + STACKFRAME_SZ)
  13. #define RTRAP_PSTATE (PSTATE_TSO|PSTATE_PEF|PSTATE_PRIV|PSTATE_IE)
  14. #define RTRAP_PSTATE_IRQOFF (PSTATE_TSO|PSTATE_PEF|PSTATE_PRIV)
  15. #define RTRAP_PSTATE_AG_IRQOFF (PSTATE_TSO|PSTATE_PEF|PSTATE_PRIV|PSTATE_AG)
  16. #define __CHEETAH_ID 0x003e0014
  17. #define __JALAPENO_ID 0x003e0016
  18. #define __SERRANO_ID 0x003e0022
  19. #define CHEETAH_MANUF 0x003e
  20. #define CHEETAH_IMPL 0x0014 /* Ultra-III */
  21. #define CHEETAH_PLUS_IMPL 0x0015 /* Ultra-III+ */
  22. #define JALAPENO_IMPL 0x0016 /* Ultra-IIIi */
  23. #define JAGUAR_IMPL 0x0018 /* Ultra-IV */
  24. #define PANTHER_IMPL 0x0019 /* Ultra-IV+ */
  25. #define SERRANO_IMPL 0x0022 /* Ultra-IIIi+ */
  26. #define BRANCH_IF_SUN4V(tmp1,label) \
  27. sethi %hi(is_sun4v), %tmp1; \
  28. lduw [%tmp1 + %lo(is_sun4v)], %tmp1; \
  29. brnz,pn %tmp1, label; \
  30. nop
  31. #define BRANCH_IF_CHEETAH_BASE(tmp1,tmp2,label) \
  32. rdpr %ver, %tmp1; \
  33. sethi %hi(__CHEETAH_ID), %tmp2; \
  34. srlx %tmp1, 32, %tmp1; \
  35. or %tmp2, %lo(__CHEETAH_ID), %tmp2;\
  36. cmp %tmp1, %tmp2; \
  37. be,pn %icc, label; \
  38. nop;
  39. #define BRANCH_IF_JALAPENO(tmp1,tmp2,label) \
  40. rdpr %ver, %tmp1; \
  41. sethi %hi(__JALAPENO_ID), %tmp2; \
  42. srlx %tmp1, 32, %tmp1; \
  43. or %tmp2, %lo(__JALAPENO_ID), %tmp2;\
  44. cmp %tmp1, %tmp2; \
  45. be,pn %icc, label; \
  46. nop;
  47. #define BRANCH_IF_CHEETAH_PLUS_OR_FOLLOWON(tmp1,tmp2,label) \
  48. rdpr %ver, %tmp1; \
  49. srlx %tmp1, (32 + 16), %tmp2; \
  50. cmp %tmp2, CHEETAH_MANUF; \
  51. bne,pt %xcc, 99f; \
  52. sllx %tmp1, 16, %tmp1; \
  53. srlx %tmp1, (32 + 16), %tmp2; \
  54. cmp %tmp2, CHEETAH_PLUS_IMPL; \
  55. bgeu,pt %xcc, label; \
  56. 99: nop;
  57. #define BRANCH_IF_ANY_CHEETAH(tmp1,tmp2,label) \
  58. rdpr %ver, %tmp1; \
  59. srlx %tmp1, (32 + 16), %tmp2; \
  60. cmp %tmp2, CHEETAH_MANUF; \
  61. bne,pt %xcc, 99f; \
  62. sllx %tmp1, 16, %tmp1; \
  63. srlx %tmp1, (32 + 16), %tmp2; \
  64. cmp %tmp2, CHEETAH_IMPL; \
  65. bgeu,pt %xcc, label; \
  66. 99: nop;
  67. #endif /* !(_SPARC64_HEAD_H) */