auxio_64.h 3.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899
  1. /* SPDX-License-Identifier: GPL-2.0 */
  2. /*
  3. * auxio.h: Definitions and code for the Auxiliary I/O registers.
  4. *
  5. * Copyright (C) 1995 David S. Miller ([email protected])
  6. *
  7. * Refactoring for unified NCR/PCIO support 2002 Eric Brower ([email protected])
  8. */
  9. #ifndef _SPARC64_AUXIO_H
  10. #define _SPARC64_AUXIO_H
  11. /* AUXIO implementations:
  12. * sbus-based NCR89C105 "Slavio"
  13. * LED/Floppy (AUX1) register
  14. * Power (AUX2) register
  15. *
  16. * ebus-based auxio on PCIO
  17. * LED Auxio Register
  18. * Power Auxio Register
  19. *
  20. * Register definitions from NCR _NCR89C105 Chip Specification_
  21. *
  22. * SLAVIO AUX1 @ 0x1900000
  23. * -------------------------------------------------
  24. * | (R) | (R) | D | (R) | E | M | T | L |
  25. * -------------------------------------------------
  26. * (R) - bit 7:6,4 are reserved and should be masked in s/w
  27. * D - Floppy Density Sense (1=high density) R/O
  28. * E - Link Test Enable, directly reflected on AT&T 7213 LTE pin
  29. * M - Monitor/Mouse Mux, directly reflected on MON_MSE_MUX pin
  30. * T - Terminal Count: sends TC pulse to 82077 floppy controller
  31. * L - System LED on front panel (0=off, 1=on)
  32. */
  33. #define AUXIO_AUX1_MASK 0xc0 /* Mask bits */
  34. #define AUXIO_AUX1_FDENS 0x20 /* Floppy Density Sense */
  35. #define AUXIO_AUX1_LTE 0x08 /* Link Test Enable */
  36. #define AUXIO_AUX1_MMUX 0x04 /* Monitor/Mouse Mux */
  37. #define AUXIO_AUX1_FTCNT 0x02 /* Terminal Count, */
  38. #define AUXIO_AUX1_LED 0x01 /* System LED */
  39. /* SLAVIO AUX2 @ 0x1910000
  40. * -------------------------------------------------
  41. * | (R) | (R) | D | (R) | (R) | (R) | C | F |
  42. * -------------------------------------------------
  43. * (R) - bits 7:6,4:2 are reserved and should be masked in s/w
  44. * D - Power Failure Detect (1=power fail)
  45. * C - Clear Power Failure Detect Int (1=clear)
  46. * F - Power Off (1=power off)
  47. */
  48. #define AUXIO_AUX2_MASK 0xdc /* Mask Bits */
  49. #define AUXIO_AUX2_PFAILDET 0x20 /* Power Fail Detect */
  50. #define AUXIO_AUX2_PFAILCLR 0x02 /* Clear Pwr Fail Det Intr */
  51. #define AUXIO_AUX2_PWR_OFF 0x01 /* Power Off */
  52. /* Register definitions from Sun Microsystems _PCIO_ p/n 802-7837
  53. *
  54. * PCIO LED Auxio @ 0x726000
  55. * -------------------------------------------------
  56. * | 31:1 Unused | LED |
  57. * -------------------------------------------------
  58. * Bits 31:1 unused
  59. * LED - System LED on front panel (0=off, 1=on)
  60. */
  61. #define AUXIO_PCIO_LED 0x01 /* System LED */
  62. /* PCIO Power Auxio @ 0x724000
  63. * -------------------------------------------------
  64. * | 31:2 Unused | CPO | SPO |
  65. * -------------------------------------------------
  66. * Bits 31:2 unused
  67. * CPO - Courtesy Power Off (1=off)
  68. * SPO - System Power Off (1=off)
  69. */
  70. #define AUXIO_PCIO_CPWR_OFF 0x02 /* Courtesy Power Off */
  71. #define AUXIO_PCIO_SPWR_OFF 0x01 /* System Power Off */
  72. #ifndef __ASSEMBLY__
  73. #define AUXIO_LTE_ON 1
  74. #define AUXIO_LTE_OFF 0
  75. /* auxio_set_lte - Set Link Test Enable (TPE Link Detect)
  76. *
  77. * on - AUXIO_LTE_ON or AUXIO_LTE_OFF
  78. */
  79. void auxio_set_lte(int on);
  80. #define AUXIO_LED_ON 1
  81. #define AUXIO_LED_OFF 0
  82. /* auxio_set_led - Set system front panel LED
  83. *
  84. * on - AUXIO_LED_ON or AUXIO_LED_OFF
  85. */
  86. void auxio_set_led(int on);
  87. #endif /* ifndef __ASSEMBLY__ */
  88. #endif /* !(_SPARC64_AUXIO_H) */