fsl_rio.h 4.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145
  1. /* SPDX-License-Identifier: GPL-2.0-or-later */
  2. /*
  3. * Freescale MPC85xx/MPC86xx RapidIO support
  4. *
  5. * Copyright 2009 Sysgo AG
  6. * Thomas Moll <[email protected]>
  7. * - fixed maintenance access routines, check for aligned access
  8. *
  9. * Copyright 2009 Integrated Device Technology, Inc.
  10. * Alex Bounine <[email protected]>
  11. * - Added Port-Write message handling
  12. * - Added Machine Check exception handling
  13. *
  14. * Copyright (C) 2007, 2008, 2010, 2011 Freescale Semiconductor, Inc.
  15. * Zhang Wei <[email protected]>
  16. * Lian Minghuan-B31939 <[email protected]>
  17. * Liu Gang <[email protected]>
  18. *
  19. * Copyright 2005 MontaVista Software, Inc.
  20. * Matt Porter <[email protected]>
  21. */
  22. #ifndef __FSL_RIO_H
  23. #define __FSL_RIO_H
  24. #include <linux/rio.h>
  25. #include <linux/rio_drv.h>
  26. #include <linux/kfifo.h>
  27. #define RIO_REGS_WIN(mport) (((struct rio_priv *)(mport->priv))->regs_win)
  28. #define RIO_MAINT_WIN_SIZE 0x400000
  29. #define RIO_LTLEDCSR 0x0608
  30. #define DOORBELL_ROWAR_EN 0x80000000
  31. #define DOORBELL_ROWAR_TFLOWLV 0x08000000 /* highest priority level */
  32. #define DOORBELL_ROWAR_PCI 0x02000000 /* PCI window */
  33. #define DOORBELL_ROWAR_NREAD 0x00040000 /* NREAD */
  34. #define DOORBELL_ROWAR_MAINTRD 0x00070000 /* maintenance read */
  35. #define DOORBELL_ROWAR_RES 0x00002000 /* wrtpy: reserved */
  36. #define DOORBELL_ROWAR_MAINTWD 0x00007000
  37. #define DOORBELL_ROWAR_SIZE 0x0000000b /* window size is 4k */
  38. #define RIO_ATMU_REGS_PORT1_OFFSET 0x10c00
  39. #define RIO_ATMU_REGS_PORT2_OFFSET 0x10e00
  40. #define RIO_S_DBELL_REGS_OFFSET 0x13400
  41. #define RIO_S_PW_REGS_OFFSET 0x134e0
  42. #define RIO_ATMU_REGS_DBELL_OFFSET 0x10C40
  43. #define RIO_INB_ATMU_REGS_PORT1_OFFSET 0x10d60
  44. #define RIO_INB_ATMU_REGS_PORT2_OFFSET 0x10f60
  45. #define MAX_MSG_UNIT_NUM 2
  46. #define MAX_PORT_NUM 4
  47. #define RIO_INB_ATMU_COUNT 4
  48. struct rio_atmu_regs {
  49. u32 rowtar;
  50. u32 rowtear;
  51. u32 rowbar;
  52. u32 pad1;
  53. u32 rowar;
  54. u32 pad2[3];
  55. };
  56. struct rio_inb_atmu_regs {
  57. u32 riwtar;
  58. u32 pad1;
  59. u32 riwbar;
  60. u32 pad2;
  61. u32 riwar;
  62. u32 pad3[3];
  63. };
  64. struct rio_dbell_ring {
  65. void *virt;
  66. dma_addr_t phys;
  67. };
  68. struct rio_port_write_msg {
  69. void *virt;
  70. dma_addr_t phys;
  71. u32 msg_count;
  72. u32 err_count;
  73. u32 discard_count;
  74. };
  75. struct fsl_rio_dbell {
  76. struct rio_mport *mport[MAX_PORT_NUM];
  77. struct device *dev;
  78. struct rio_dbell_regs __iomem *dbell_regs;
  79. struct rio_dbell_ring dbell_ring;
  80. int bellirq;
  81. };
  82. struct fsl_rio_pw {
  83. struct rio_mport *mport[MAX_PORT_NUM];
  84. struct device *dev;
  85. struct rio_pw_regs __iomem *pw_regs;
  86. struct rio_port_write_msg port_write_msg;
  87. int pwirq;
  88. struct work_struct pw_work;
  89. struct kfifo pw_fifo;
  90. spinlock_t pw_fifo_lock;
  91. };
  92. struct rio_priv {
  93. struct device *dev;
  94. void __iomem *regs_win;
  95. struct rio_atmu_regs __iomem *atmu_regs;
  96. struct rio_atmu_regs __iomem *maint_atmu_regs;
  97. struct rio_inb_atmu_regs __iomem *inb_atmu_regs;
  98. void __iomem *maint_win;
  99. void *rmm_handle; /* RapidIO message manager(unit) Handle */
  100. };
  101. extern void __iomem *rio_regs_win;
  102. extern void __iomem *rmu_regs_win;
  103. extern resource_size_t rio_law_start;
  104. extern struct fsl_rio_dbell *dbell;
  105. extern struct fsl_rio_pw *pw;
  106. extern int fsl_rio_setup_rmu(struct rio_mport *mport,
  107. struct device_node *node);
  108. extern int fsl_rio_port_write_init(struct fsl_rio_pw *pw);
  109. extern int fsl_rio_pw_enable(struct rio_mport *mport, int enable);
  110. extern void fsl_rio_port_error_handler(int offset);
  111. extern int fsl_rio_doorbell_init(struct fsl_rio_dbell *dbell);
  112. extern int fsl_rio_doorbell_send(struct rio_mport *mport,
  113. int index, u16 destid, u16 data);
  114. extern int fsl_add_outb_message(struct rio_mport *mport,
  115. struct rio_dev *rdev,
  116. int mbox, void *buffer, size_t len);
  117. extern int fsl_open_outb_mbox(struct rio_mport *mport,
  118. void *dev_id, int mbox, int entries);
  119. extern void fsl_close_outb_mbox(struct rio_mport *mport, int mbox);
  120. extern int fsl_open_inb_mbox(struct rio_mport *mport,
  121. void *dev_id, int mbox, int entries);
  122. extern void fsl_close_inb_mbox(struct rio_mport *mport, int mbox);
  123. extern int fsl_add_inb_buffer(struct rio_mport *mport, int mbox, void *buf);
  124. extern void *fsl_get_inb_message(struct rio_mport *mport, int mbox);
  125. #endif