Kconfig 2.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104
  1. # SPDX-License-Identifier: GPL-2.0
  2. config PPC_CELL
  3. select PPC_64S_HASH_MMU if PPC64
  4. bool
  5. config PPC_CELL_COMMON
  6. bool
  7. select PPC_CELL
  8. select PPC_DCR_MMIO
  9. select PPC_INDIRECT_PIO
  10. select PPC_INDIRECT_MMIO
  11. select PPC_HASH_MMU_NATIVE
  12. select PPC_RTAS
  13. select IRQ_EDGE_EOI_HANDLER
  14. config PPC_CELL_NATIVE
  15. bool
  16. select PPC_CELL_COMMON
  17. select MPIC
  18. select PPC_IO_WORKAROUNDS
  19. select IBM_EMAC_EMAC4 if IBM_EMAC
  20. select IBM_EMAC_RGMII if IBM_EMAC
  21. select IBM_EMAC_ZMII if IBM_EMAC #test only
  22. select IBM_EMAC_TAH if IBM_EMAC #test only
  23. config PPC_IBM_CELL_BLADE
  24. bool "IBM Cell Blade"
  25. depends on PPC64 && PPC_BOOK3S && CPU_BIG_ENDIAN
  26. select PPC_CELL_NATIVE
  27. select PPC_OF_PLATFORM_PCI
  28. select FORCE_PCI
  29. select MMIO_NVRAM
  30. select PPC_UDBG_16550
  31. select UDBG_RTAS_CONSOLE
  32. config AXON_MSI
  33. bool
  34. depends on PPC_IBM_CELL_BLADE && PCI_MSI
  35. select IRQ_DOMAIN_NOMAP
  36. default y
  37. menu "Cell Broadband Engine options"
  38. depends on PPC_CELL
  39. config SPU_FS
  40. tristate "SPU file system"
  41. default m
  42. depends on PPC_CELL
  43. depends on COREDUMP
  44. select SPU_BASE
  45. help
  46. The SPU file system is used to access Synergistic Processing
  47. Units on machines implementing the Broadband Processor
  48. Architecture.
  49. config SPU_BASE
  50. bool
  51. select PPC_COPRO_BASE
  52. config CBE_RAS
  53. bool "RAS features for bare metal Cell BE"
  54. depends on PPC_CELL_NATIVE
  55. default y
  56. config PPC_IBM_CELL_RESETBUTTON
  57. bool "IBM Cell Blade Pinhole reset button"
  58. depends on CBE_RAS && PPC_IBM_CELL_BLADE
  59. default y
  60. help
  61. Support Pinhole Resetbutton on IBM Cell blades.
  62. This adds a method to trigger system reset via front panel pinhole button.
  63. config PPC_IBM_CELL_POWERBUTTON
  64. tristate "IBM Cell Blade power button"
  65. depends on PPC_IBM_CELL_BLADE && INPUT_EVDEV
  66. default y
  67. help
  68. Support Powerbutton on IBM Cell blades.
  69. This will enable the powerbutton as an input device.
  70. config CBE_THERM
  71. tristate "CBE thermal support"
  72. default m
  73. depends on CBE_RAS && SPU_BASE
  74. config PPC_PMI
  75. tristate
  76. default y
  77. depends on CPU_FREQ_CBE_PMI || PPC_IBM_CELL_POWERBUTTON
  78. help
  79. PMI (Platform Management Interrupt) is a way to
  80. communicate with the BMC (Baseboard Management Controller).
  81. It is used in some IBM Cell blades.
  82. config CBE_CPUFREQ_SPU_GOVERNOR
  83. tristate "CBE frequency scaling based on SPU usage"
  84. depends on SPU_FS && CPU_FREQ
  85. default m
  86. help
  87. This governor checks for spu usage to adjust the cpu frequency.
  88. If no spu is running on a given cpu, that cpu will be throttled to
  89. the minimal possible frequency.
  90. endmenu