mpc85xx.h 2.3 KB

12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788899091
  1. /* SPDX-License-Identifier: GPL-2.0-or-later */
  2. /*
  3. * MPC85xx cpu type detection
  4. *
  5. * Copyright 2011-2012 Freescale Semiconductor, Inc.
  6. */
  7. #ifndef __ASM_PPC_MPC85XX_H
  8. #define __ASM_PPC_MPC85XX_H
  9. #define SVR_REV(svr) ((svr) & 0xFF) /* SOC design resision */
  10. #define SVR_MAJ(svr) (((svr) >> 4) & 0xF) /* Major revision field*/
  11. #define SVR_MIN(svr) (((svr) >> 0) & 0xF) /* Minor revision field*/
  12. /* Some parts define SVR[0:23] as the SOC version */
  13. #define SVR_SOC_VER(svr) (((svr) >> 8) & 0xFFF7FF) /* SOC Version fields */
  14. #define SVR_8533 0x803400
  15. #define SVR_8535 0x803701
  16. #define SVR_8536 0x803700
  17. #define SVR_8540 0x803000
  18. #define SVR_8541 0x807200
  19. #define SVR_8543 0x803200
  20. #define SVR_8544 0x803401
  21. #define SVR_8545 0x803102
  22. #define SVR_8547 0x803101
  23. #define SVR_8548 0x803100
  24. #define SVR_8555 0x807100
  25. #define SVR_8560 0x807000
  26. #define SVR_8567 0x807501
  27. #define SVR_8568 0x807500
  28. #define SVR_8569 0x808000
  29. #define SVR_8572 0x80E000
  30. #define SVR_P1010 0x80F100
  31. #define SVR_P1011 0x80E500
  32. #define SVR_P1012 0x80E501
  33. #define SVR_P1013 0x80E700
  34. #define SVR_P1014 0x80F101
  35. #define SVR_P1017 0x80F700
  36. #define SVR_P1020 0x80E400
  37. #define SVR_P1021 0x80E401
  38. #define SVR_P1022 0x80E600
  39. #define SVR_P1023 0x80F600
  40. #define SVR_P1024 0x80E402
  41. #define SVR_P1025 0x80E403
  42. #define SVR_P2010 0x80E300
  43. #define SVR_P2020 0x80E200
  44. #define SVR_P2040 0x821000
  45. #define SVR_P2041 0x821001
  46. #define SVR_P3041 0x821103
  47. #define SVR_P4040 0x820100
  48. #define SVR_P4080 0x820000
  49. #define SVR_P5010 0x822100
  50. #define SVR_P5020 0x822000
  51. #define SVR_P5021 0X820500
  52. #define SVR_P5040 0x820400
  53. #define SVR_T4240 0x824000
  54. #define SVR_T4120 0x824001
  55. #define SVR_T4160 0x824100
  56. #define SVR_T4080 0x824102
  57. #define SVR_C291 0x850000
  58. #define SVR_C292 0x850020
  59. #define SVR_C293 0x850030
  60. #define SVR_B4860 0X868000
  61. #define SVR_G4860 0x868001
  62. #define SVR_G4060 0x868003
  63. #define SVR_B4440 0x868100
  64. #define SVR_G4440 0x868101
  65. #define SVR_B4420 0x868102
  66. #define SVR_B4220 0x868103
  67. #define SVR_T1040 0x852000
  68. #define SVR_T1041 0x852001
  69. #define SVR_T1042 0x852002
  70. #define SVR_T1020 0x852100
  71. #define SVR_T1021 0x852101
  72. #define SVR_T1022 0x852102
  73. #define SVR_T2080 0x853000
  74. #define SVR_T2081 0x853100
  75. #define SVR_8610 0x80A000
  76. #define SVR_8641 0x809000
  77. #define SVR_8641D 0x809001
  78. #define SVR_9130 0x860001
  79. #define SVR_9131 0x860000
  80. #define SVR_9132 0x861000
  81. #define SVR_9232 0x861400
  82. #define SVR_Unknown 0xFFFFFF
  83. #endif