uc101.dts 2.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152
  1. // SPDX-License-Identifier: GPL-2.0-or-later
  2. /*
  3. * Manroland uc101 board Device Tree Source
  4. *
  5. * Copyright (C) 2009 DENX Software Engineering GmbH
  6. * Heiko Schocher <[email protected]>
  7. * Copyright 2006-2007 Secret Lab Technologies Ltd.
  8. */
  9. /include/ "mpc5200b.dtsi"
  10. &gpt0 { gpio-controller; };
  11. &gpt1 { gpio-controller; };
  12. &gpt2 { gpio-controller; };
  13. &gpt3 { gpio-controller; };
  14. &gpt4 { gpio-controller; };
  15. &gpt5 { gpio-controller; };
  16. &gpt6 { gpio-controller; };
  17. &gpt7 { gpio-controller; };
  18. / {
  19. model = "manroland,uc101";
  20. compatible = "manroland,uc101";
  21. soc5200@f0000000 {
  22. rtc@800 {
  23. status = "disabled";
  24. };
  25. can@900 {
  26. status = "disabled";
  27. };
  28. can@980 {
  29. status = "disabled";
  30. };
  31. spi@f00 {
  32. status = "disabled";
  33. };
  34. usb@1000 {
  35. status = "disabled";
  36. };
  37. psc@2000 { // PSC1
  38. compatible = "fsl,mpc5200b-psc-uart","fsl,mpc5200-psc-uart";
  39. };
  40. psc@2200 { // PSC2
  41. compatible = "fsl,mpc5200b-psc-uart","fsl,mpc5200-psc-uart";
  42. };
  43. psc@2400 { // PSC3
  44. status = "disabled";
  45. };
  46. psc@2600 { // PSC4
  47. status = "disabled";
  48. };
  49. psc@2800 { // PSC5
  50. status = "disabled";
  51. };
  52. psc@2c00 { // PSC6
  53. compatible = "fsl,mpc5200b-psc-uart","fsl,mpc5200-psc-uart";
  54. };
  55. ethernet@3000 {
  56. phy-handle = <&phy0>;
  57. };
  58. mdio@3000 {
  59. phy0: ethernet-phy@0 {
  60. compatible = "intel,lxt971";
  61. reg = <0>;
  62. };
  63. };
  64. i2c@3d00 {
  65. status = "disabled";
  66. };
  67. i2c@3d40 {
  68. fsl,preserve-clocking;
  69. clock-frequency = <400000>;
  70. hwmon@2c {
  71. compatible = "ad,adm9240";
  72. reg = <0x2c>;
  73. };
  74. rtc@51 {
  75. compatible = "nxp,pcf8563";
  76. reg = <0x51>;
  77. };
  78. };
  79. };
  80. pci@f0000d00 {
  81. status = "disabled";
  82. };
  83. localbus {
  84. ranges = <0 0 0xff800000 0x00800000
  85. 1 0 0x80000000 0x00800000
  86. 3 0 0x80000000 0x00800000>;
  87. flash@0,0 {
  88. compatible = "cfi-flash";
  89. reg = <0 0 0x00800000>;
  90. bank-width = <2>;
  91. device-width = <2>;
  92. #size-cells = <1>;
  93. #address-cells = <1>;
  94. partition@0 {
  95. label = "DTS";
  96. reg = <0x0 0x00100000>;
  97. };
  98. partition@100000 {
  99. label = "Kernel";
  100. reg = <0x100000 0x00200000>;
  101. };
  102. partition@300000 {
  103. label = "RootFS";
  104. reg = <0x00300000 0x00200000>;
  105. };
  106. partition@500000 {
  107. label = "user";
  108. reg = <0x00500000 0x00200000>;
  109. };
  110. partition@700000 {
  111. label = "U-Boot";
  112. reg = <0x00700000 0x00040000>;
  113. };
  114. partition@740000 {
  115. label = "Env";
  116. reg = <0x00740000 0x00010000>;
  117. };
  118. partition@750000 {
  119. label = "red. Env";
  120. reg = <0x00750000 0x00010000>;
  121. };
  122. partition@760000 {
  123. label = "reserve";
  124. reg = <0x00760000 0x000a0000>;
  125. };
  126. };
  127. };
  128. };