tqm8xx.dts 4.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192
  1. // SPDX-License-Identifier: GPL-2.0-or-later
  2. /*
  3. * TQM8XX Device Tree Source
  4. *
  5. * Heiko Schocher <[email protected]>
  6. * 2010 DENX Software Engineering GmbH
  7. */
  8. /dts-v1/;
  9. / {
  10. model = "TQM8xx";
  11. compatible = "tqc,tqm8xx";
  12. #address-cells = <1>;
  13. #size-cells = <1>;
  14. aliases {
  15. ethernet0 = &eth0;
  16. ethernet1 = &eth1;
  17. mdio1 = &phy1;
  18. serial0 = &smc1;
  19. };
  20. cpus {
  21. #address-cells = <1>;
  22. #size-cells = <0>;
  23. PowerPC,860@0 {
  24. device_type = "cpu";
  25. reg = <0x0>;
  26. d-cache-line-size = <16>; // 16 bytes
  27. i-cache-line-size = <16>; // 16 bytes
  28. d-cache-size = <0x1000>; // L1, 4K
  29. i-cache-size = <0x1000>; // L1, 4K
  30. timebase-frequency = <0>;
  31. bus-frequency = <0>;
  32. clock-frequency = <0>;
  33. interrupts = <15 2>; // decrementer interrupt
  34. interrupt-parent = <&PIC>;
  35. };
  36. };
  37. memory {
  38. device_type = "memory";
  39. reg = <0x0 0x2000000>;
  40. };
  41. localbus@fff00100 {
  42. compatible = "fsl,mpc860-localbus", "fsl,pq1-localbus";
  43. #address-cells = <2>;
  44. #size-cells = <1>;
  45. reg = <0xfff00100 0x40>;
  46. ranges = <
  47. 0x0 0x0 0x40000000 0x800000
  48. 0x3 0x0 0xc0000000 0x200
  49. >;
  50. flash@0,0 {
  51. compatible = "cfi-flash";
  52. reg = <0 0 0x800000>;
  53. #address-cells = <1>;
  54. #size-cells = <1>;
  55. bank-width = <4>;
  56. device-width = <2>;
  57. };
  58. /* Note: CAN support needs be enabled in U-Boot */
  59. can@3,0 {
  60. compatible = "intc,82527";
  61. reg = <3 0x0 0x80>;
  62. interrupts = <8 1>;
  63. interrupt-parent = <&PIC>;
  64. bosch,external-clock-frequency = <16000000>;
  65. bosch,disconnect-rx1-input;
  66. bosch,disconnect-tx1-output;
  67. bosch,iso-low-speed-mux;
  68. bosch,clock-out-frequency = <16000000>;
  69. };
  70. can@3,100 {
  71. compatible = "intc,82527";
  72. reg = <3 0x100 0x80>;
  73. interrupts = <8 1>;
  74. interrupt-parent = <&PIC>;
  75. bosch,external-clock-frequency = <16000000>;
  76. bosch,disconnect-rx1-input;
  77. bosch,disconnect-tx1-output;
  78. bosch,iso-low-speed-mux;
  79. };
  80. };
  81. soc@fff00000 {
  82. #address-cells = <1>;
  83. #size-cells = <1>;
  84. device_type = "soc";
  85. ranges = <0x0 0xfff00000 0x00004000>;
  86. phy1: mdio@e00 {
  87. compatible = "fsl,mpc866-fec-mdio", "fsl,pq1-fec-mdio";
  88. reg = <0xe00 0x188>;
  89. #address-cells = <1>;
  90. #size-cells = <0>;
  91. PHY: ethernet-phy@f {
  92. reg = <0xf>;
  93. };
  94. };
  95. eth1: ethernet@e00 {
  96. device_type = "network";
  97. compatible = "fsl,mpc866-fec-enet",
  98. "fsl,pq1-fec-enet";
  99. reg = <0xe00 0x188>;
  100. interrupts = <3 1>;
  101. interrupt-parent = <&PIC>;
  102. phy-handle = <&PHY>;
  103. linux,network-index = <1>;
  104. };
  105. PIC: pic@0 {
  106. interrupt-controller;
  107. #interrupt-cells = <2>;
  108. reg = <0x0 0x24>;
  109. compatible = "fsl,mpc860-pic", "fsl,pq1-pic";
  110. };
  111. cpm@9c0 {
  112. #address-cells = <1>;
  113. #size-cells = <1>;
  114. compatible = "fsl,mpc860-cpm", "fsl,cpm1";
  115. ranges;
  116. reg = <0x9c0 0x40>;
  117. brg-frequency = <0>;
  118. interrupts = <0 2>; // cpm error interrupt
  119. interrupt-parent = <&CPM_PIC>;
  120. muram@2000 {
  121. #address-cells = <1>;
  122. #size-cells = <1>;
  123. ranges = <0x0 0x2000 0x2000>;
  124. data@0 {
  125. compatible = "fsl,cpm-muram-data";
  126. reg = <0x0 0x2000>;
  127. };
  128. };
  129. brg@9f0 {
  130. compatible = "fsl,mpc860-brg",
  131. "fsl,cpm1-brg",
  132. "fsl,cpm-brg";
  133. reg = <0x9f0 0x10>;
  134. clock-frequency = <0>;
  135. };
  136. CPM_PIC: pic@930 {
  137. interrupt-controller;
  138. #address-cells = <0>;
  139. #interrupt-cells = <1>;
  140. interrupts = <5 2 0 2>;
  141. interrupt-parent = <&PIC>;
  142. reg = <0x930 0x20>;
  143. compatible = "fsl,mpc860-cpm-pic",
  144. "fsl,cpm1-pic";
  145. };
  146. smc1: serial@a80 {
  147. device_type = "serial";
  148. compatible = "fsl,mpc860-smc-uart",
  149. "fsl,cpm1-smc-uart";
  150. reg = <0xa80 0x10 0x3e80 0x40>;
  151. interrupts = <4>;
  152. interrupt-parent = <&CPM_PIC>;
  153. fsl,cpm-brg = <1>;
  154. fsl,cpm-command = <0x90>;
  155. };
  156. eth0: ethernet@a00 {
  157. device_type = "network";
  158. compatible = "fsl,mpc860-scc-enet",
  159. "fsl,cpm1-scc-enet";
  160. reg = <0xa00 0x18 0x3c00 0x100>;
  161. interrupts = <30>;
  162. interrupt-parent = <&CPM_PIC>;
  163. fsl,cpm-command = <0000>;
  164. linux,network-index = <0>;
  165. fixed-link = <0 0 10 0 0>;
  166. };
  167. };
  168. };
  169. };