ksi8560.dts 7.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346
  1. /*
  2. * Device Tree Source for Emerson KSI8560
  3. *
  4. * Author: Alexandr Smirnov <[email protected]>
  5. *
  6. * Based on mpc8560ads.dts
  7. *
  8. * 2008 (c) MontaVista, Software, Inc. This file is licensed under
  9. * the terms of the GNU General Public License version 2. This program
  10. * is licensed "as is" without any warranty of any kind, whether express
  11. * or implied.
  12. *
  13. */
  14. /dts-v1/;
  15. /include/ "fsl/e500v1_power_isa.dtsi"
  16. / {
  17. model = "KSI8560";
  18. compatible = "emerson,KSI8560";
  19. #address-cells = <1>;
  20. #size-cells = <1>;
  21. aliases {
  22. ethernet0 = &enet0;
  23. ethernet1 = &enet1;
  24. ethernet2 = &enet2;
  25. };
  26. cpus {
  27. #address-cells = <1>;
  28. #size-cells = <0>;
  29. PowerPC,8560@0 {
  30. device_type = "cpu";
  31. reg = <0>;
  32. d-cache-line-size = <32>;
  33. i-cache-line-size = <32>;
  34. d-cache-size = <0x8000>; /* L1, 32K */
  35. i-cache-size = <0x8000>; /* L1, 32K */
  36. timebase-frequency = <0>; /* From U-boot */
  37. bus-frequency = <0>; /* From U-boot */
  38. clock-frequency = <0>; /* From U-boot */
  39. next-level-cache = <&L2>;
  40. };
  41. };
  42. memory {
  43. device_type = "memory";
  44. reg = <0x00000000 0x10000000>; /* Fixed by bootwrapper */
  45. };
  46. soc@fdf00000 {
  47. #address-cells = <1>;
  48. #size-cells = <1>;
  49. device_type = "soc";
  50. ranges = <0x00000000 0xfdf00000 0x00100000>;
  51. bus-frequency = <0>; /* Fixed by bootwrapper */
  52. ecm-law@0 {
  53. compatible = "fsl,ecm-law";
  54. reg = <0x0 0x1000>;
  55. fsl,num-laws = <8>;
  56. };
  57. ecm@1000 {
  58. compatible = "fsl,mpc8560-ecm", "fsl,ecm";
  59. reg = <0x1000 0x1000>;
  60. interrupts = <17 2>;
  61. interrupt-parent = <&mpic>;
  62. };
  63. memory-controller@2000 {
  64. compatible = "fsl,mpc8540-memory-controller";
  65. reg = <0x2000 0x1000>;
  66. interrupt-parent = <&mpic>;
  67. interrupts = <0x12 0x2>;
  68. };
  69. L2: l2-cache-controller@20000 {
  70. compatible = "fsl,mpc8540-l2-cache-controller";
  71. reg = <0x20000 0x1000>;
  72. cache-line-size = <0x20>; /* 32 bytes */
  73. cache-size = <0x40000>; /* L2, 256K */
  74. interrupt-parent = <&mpic>;
  75. interrupts = <0x10 0x2>;
  76. };
  77. i2c@3000 {
  78. #address-cells = <1>;
  79. #size-cells = <0>;
  80. cell-index = <0>;
  81. compatible = "fsl-i2c";
  82. reg = <0x3000 0x100>;
  83. interrupts = <0x2b 0x2>;
  84. interrupt-parent = <&mpic>;
  85. dfsrr;
  86. };
  87. dma@21300 {
  88. #address-cells = <1>;
  89. #size-cells = <1>;
  90. compatible = "fsl,mpc8560-dma", "fsl,eloplus-dma";
  91. reg = <0x21300 0x4>;
  92. ranges = <0x0 0x21100 0x200>;
  93. cell-index = <0>;
  94. dma-channel@0 {
  95. compatible = "fsl,mpc8560-dma-channel",
  96. "fsl,eloplus-dma-channel";
  97. reg = <0x0 0x80>;
  98. cell-index = <0>;
  99. interrupt-parent = <&mpic>;
  100. interrupts = <20 2>;
  101. };
  102. dma-channel@80 {
  103. compatible = "fsl,mpc8560-dma-channel",
  104. "fsl,eloplus-dma-channel";
  105. reg = <0x80 0x80>;
  106. cell-index = <1>;
  107. interrupt-parent = <&mpic>;
  108. interrupts = <21 2>;
  109. };
  110. dma-channel@100 {
  111. compatible = "fsl,mpc8560-dma-channel",
  112. "fsl,eloplus-dma-channel";
  113. reg = <0x100 0x80>;
  114. cell-index = <2>;
  115. interrupt-parent = <&mpic>;
  116. interrupts = <22 2>;
  117. };
  118. dma-channel@180 {
  119. compatible = "fsl,mpc8560-dma-channel",
  120. "fsl,eloplus-dma-channel";
  121. reg = <0x180 0x80>;
  122. cell-index = <3>;
  123. interrupt-parent = <&mpic>;
  124. interrupts = <23 2>;
  125. };
  126. };
  127. enet0: ethernet@24000 {
  128. #address-cells = <1>;
  129. #size-cells = <1>;
  130. device_type = "network";
  131. model = "TSEC";
  132. compatible = "gianfar";
  133. reg = <0x24000 0x1000>;
  134. ranges = <0x0 0x24000 0x1000>;
  135. /* Mac address filled in by bootwrapper */
  136. local-mac-address = [ 00 00 00 00 00 00 ];
  137. interrupts = <0x1d 0x2 0x1e 0x2 0x22 0x2>;
  138. interrupt-parent = <&mpic>;
  139. tbi-handle = <&tbi0>;
  140. phy-handle = <&PHY1>;
  141. mdio@520 { /* For TSECs */
  142. #address-cells = <1>;
  143. #size-cells = <0>;
  144. compatible = "fsl,gianfar-mdio";
  145. reg = <0x520 0x20>;
  146. PHY1: ethernet-phy@1 {
  147. interrupt-parent = <&mpic>;
  148. reg = <0x1>;
  149. };
  150. PHY2: ethernet-phy@2 {
  151. interrupt-parent = <&mpic>;
  152. reg = <0x2>;
  153. };
  154. tbi0: tbi-phy@11 {
  155. reg = <0x11>;
  156. device_type = "tbi-phy";
  157. };
  158. };
  159. };
  160. enet1: ethernet@25000 {
  161. #address-cells = <1>;
  162. #size-cells = <1>;
  163. device_type = "network";
  164. model = "TSEC";
  165. compatible = "gianfar";
  166. reg = <0x25000 0x1000>;
  167. ranges = <0x0 0x25000 0x1000>;
  168. /* Mac address filled in by bootwrapper */
  169. local-mac-address = [ 00 00 00 00 00 00 ];
  170. interrupts = <0x23 0x2 0x24 0x2 0x28 0x2>;
  171. interrupt-parent = <&mpic>;
  172. tbi-handle = <&tbi1>;
  173. phy-handle = <&PHY2>;
  174. mdio@520 {
  175. #address-cells = <1>;
  176. #size-cells = <0>;
  177. compatible = "fsl,gianfar-tbi";
  178. reg = <0x520 0x20>;
  179. tbi1: tbi-phy@11 {
  180. reg = <0x11>;
  181. device_type = "tbi-phy";
  182. };
  183. };
  184. };
  185. mpic: pic@40000 {
  186. #address-cells = <0>;
  187. #interrupt-cells = <2>;
  188. interrupt-controller;
  189. reg = <0x40000 0x40000>;
  190. device_type = "open-pic";
  191. };
  192. cpm@919c0 {
  193. #address-cells = <1>;
  194. #size-cells = <1>;
  195. compatible = "fsl,mpc8560-cpm", "fsl,cpm2";
  196. reg = <0x919c0 0x30>;
  197. ranges;
  198. muram@80000 {
  199. #address-cells = <1>;
  200. #size-cells = <1>;
  201. ranges = <0x0 0x80000 0x10000>;
  202. data@0 {
  203. compatible = "fsl,cpm-muram-data";
  204. reg = <0x0 0x4000 0x9000 0x2000>;
  205. };
  206. };
  207. brg@919f0 {
  208. compatible = "fsl,mpc8560-brg",
  209. "fsl,cpm2-brg",
  210. "fsl,cpm-brg";
  211. reg = <0x919f0 0x10 0x915f0 0x10>;
  212. clock-frequency = <165000000>; /* 166MHz */
  213. };
  214. CPMPIC: pic@90c00 {
  215. #address-cells = <0>;
  216. #interrupt-cells = <2>;
  217. interrupt-controller;
  218. interrupts = <0x2e 0x2>;
  219. interrupt-parent = <&mpic>;
  220. reg = <0x90c00 0x80>;
  221. compatible = "fsl,mpc8560-cpm-pic", "fsl,cpm2-pic";
  222. };
  223. serial@91a00 {
  224. device_type = "serial";
  225. compatible = "fsl,mpc8560-scc-uart",
  226. "fsl,cpm2-scc-uart";
  227. reg = <0x91a00 0x20 0x88000 0x100>;
  228. fsl,cpm-brg = <1>;
  229. fsl,cpm-command = <0x800000>;
  230. current-speed = <0x1c200>;
  231. interrupts = <0x28 0x8>;
  232. interrupt-parent = <&CPMPIC>;
  233. };
  234. serial@91a20 {
  235. device_type = "serial";
  236. compatible = "fsl,mpc8560-scc-uart",
  237. "fsl,cpm2-scc-uart";
  238. reg = <0x91a20 0x20 0x88100 0x100>;
  239. fsl,cpm-brg = <2>;
  240. fsl,cpm-command = <0x4a00000>;
  241. current-speed = <0x1c200>;
  242. interrupts = <0x29 0x8>;
  243. interrupt-parent = <&CPMPIC>;
  244. };
  245. mdio@90d00 { /* For FCCs */
  246. #address-cells = <1>;
  247. #size-cells = <0>;
  248. compatible = "fsl,cpm2-mdio-bitbang";
  249. reg = <0x90d00 0x14>;
  250. fsl,mdio-pin = <24>;
  251. fsl,mdc-pin = <25>;
  252. PHY0: ethernet-phy@0 {
  253. interrupt-parent = <&mpic>;
  254. reg = <0x0>;
  255. };
  256. };
  257. enet2: ethernet@91300 {
  258. device_type = "network";
  259. compatible = "fsl,mpc8560-fcc-enet",
  260. "fsl,cpm2-fcc-enet";
  261. reg = <0x91300 0x20 0x88400 0x100 0x91390 0x1>;
  262. /* Mac address filled in by bootwrapper */
  263. local-mac-address = [ 00 00 00 00 00 00 ];
  264. fsl,cpm-command = <0x12000300>;
  265. interrupts = <0x20 0x8>;
  266. interrupt-parent = <&CPMPIC>;
  267. phy-handle = <&PHY0>;
  268. };
  269. };
  270. };
  271. localbus@fdf05000 {
  272. #address-cells = <2>;
  273. #size-cells = <1>;
  274. compatible = "fsl,mpc8560-localbus", "simple-bus";
  275. reg = <0xfdf05000 0x68>;
  276. ranges = <0x0 0x0 0xe0000000 0x00800000
  277. 0x4 0x0 0xe8080000 0x00080000>;
  278. flash@0,0 {
  279. #address-cells = <1>;
  280. #size-cells = <1>;
  281. compatible = "jedec-flash";
  282. reg = <0x0 0x0 0x800000>;
  283. bank-width = <0x2>;
  284. partition@0 {
  285. label = "Primary Kernel";
  286. reg = <0x0 0x180000>;
  287. };
  288. partition@180000 {
  289. label = "Primary Filesystem";
  290. reg = <0x180000 0x580000>;
  291. };
  292. partition@700000 {
  293. label = "Monitor";
  294. reg = <0x300000 0x100000>;
  295. read-only;
  296. };
  297. };
  298. cpld@4,0 {
  299. compatible = "emerson,KSI8560-cpld";
  300. reg = <0x4 0x0 0x80000>;
  301. };
  302. };
  303. chosen {
  304. stdout-path = "/soc/cpm/serial@91a00";
  305. };
  306. };