ep8248e.dts 4.4 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199
  1. // SPDX-License-Identifier: GPL-2.0-or-later
  2. /*
  3. * Device Tree for the Embedded Planet EP8248E board running PlanetCore.
  4. *
  5. * Copyright 2007 Freescale Semiconductor Inc.
  6. */
  7. /dts-v1/;
  8. / {
  9. model = "EP8248E";
  10. compatible = "fsl,ep8248e";
  11. #address-cells = <1>;
  12. #size-cells = <1>;
  13. aliases {
  14. planetcore-SMC1 = &smc1;
  15. planetcore-SCC1 = &scc1;
  16. ethernet0 = &eth0;
  17. ethernet1 = &eth1;
  18. serial0 = &smc1;
  19. serial1 = &scc1;
  20. };
  21. cpus {
  22. #address-cells = <1>;
  23. #size-cells = <0>;
  24. PowerPC,8248@0 {
  25. device_type = "cpu";
  26. reg = <0>;
  27. d-cache-line-size = <32>;
  28. i-cache-line-size = <32>;
  29. d-cache-size = <16384>;
  30. i-cache-size = <16384>;
  31. timebase-frequency = <0>;
  32. clock-frequency = <0>;
  33. };
  34. };
  35. localbus@f0010100 {
  36. compatible = "fsl,mpc8248-localbus",
  37. "fsl,pq2-localbus",
  38. "simple-bus";
  39. #address-cells = <2>;
  40. #size-cells = <1>;
  41. reg = <0xf0010100 0x40>;
  42. ranges = <0 0 0xfc000000 0x04000000
  43. 1 0 0xfa000000 0x00008000>;
  44. flash@0,3800000 {
  45. compatible = "cfi-flash";
  46. reg = <0 0x3800000 0x800000>;
  47. bank-width = <4>;
  48. device-width = <2>;
  49. };
  50. bcsr@1,0 {
  51. #address-cells = <2>;
  52. #size-cells = <1>;
  53. reg = <1 0 0x10>;
  54. compatible = "fsl,ep8248e-bcsr";
  55. ranges;
  56. mdio {
  57. compatible = "fsl,ep8248e-mdio-bitbang";
  58. #address-cells = <1>;
  59. #size-cells = <0>;
  60. reg = <1 8 1>;
  61. PHY0: ethernet-phy@0 {
  62. interrupt-parent = <&PIC>;
  63. reg = <0>;
  64. };
  65. PHY1: ethernet-phy@1 {
  66. interrupt-parent = <&PIC>;
  67. reg = <1>;
  68. };
  69. };
  70. };
  71. };
  72. memory {
  73. device_type = "memory";
  74. reg = <0 0>;
  75. };
  76. soc@f0000000 {
  77. #address-cells = <1>;
  78. #size-cells = <1>;
  79. compatible = "fsl,mpc8248-immr", "fsl,pq2-soc", "simple-bus";
  80. ranges = <0x00000000 0xf0000000 0x00053000>;
  81. // Temporary until code stops depending on it.
  82. device_type = "soc";
  83. // Temporary -- will go away once kernel uses ranges for get_immrbase().
  84. reg = <0xf0000000 0x00053000>;
  85. cpm@119c0 {
  86. #address-cells = <1>;
  87. #size-cells = <1>;
  88. #interrupt-cells = <2>;
  89. compatible = "fsl,mpc8248-cpm", "fsl,cpm2",
  90. "simple-bus";
  91. reg = <0x119c0 0x30>;
  92. ranges;
  93. muram {
  94. #address-cells = <1>;
  95. #size-cells = <1>;
  96. ranges = <0 0 0x10000>;
  97. data@0 {
  98. compatible = "fsl,cpm-muram-data";
  99. reg = <0 0x2000 0x9800 0x800>;
  100. };
  101. };
  102. brg@119f0 {
  103. compatible = "fsl,mpc8248-brg",
  104. "fsl,cpm2-brg",
  105. "fsl,cpm-brg";
  106. reg = <0x119f0 0x10 0x115f0 0x10>;
  107. };
  108. /* Monitor port/SMC1 */
  109. smc1: serial@11a80 {
  110. device_type = "serial";
  111. compatible = "fsl,mpc8248-smc-uart",
  112. "fsl,cpm2-smc-uart";
  113. reg = <0x11a80 0x20 0x87fc 2>;
  114. interrupts = <4 8>;
  115. interrupt-parent = <&PIC>;
  116. fsl,cpm-brg = <7>;
  117. fsl,cpm-command = <0x1d000000>;
  118. linux,planetcore-label = "SMC1";
  119. };
  120. /* "Serial" port/SCC1 */
  121. scc1: serial@11a00 {
  122. device_type = "serial";
  123. compatible = "fsl,mpc8248-scc-uart",
  124. "fsl,cpm2-scc-uart";
  125. reg = <0x11a00 0x20 0x8000 0x100>;
  126. interrupts = <40 8>;
  127. interrupt-parent = <&PIC>;
  128. fsl,cpm-brg = <1>;
  129. fsl,cpm-command = <0x00800000>;
  130. linux,planetcore-label = "SCC1";
  131. };
  132. eth0: ethernet@11300 {
  133. device_type = "network";
  134. compatible = "fsl,mpc8248-fcc-enet",
  135. "fsl,cpm2-fcc-enet";
  136. reg = <0x11300 0x20 0x8400 0x100 0x11390 1>;
  137. local-mac-address = [ 00 00 00 00 00 00 ];
  138. interrupts = <32 8>;
  139. interrupt-parent = <&PIC>;
  140. phy-handle = <&PHY0>;
  141. linux,network-index = <0>;
  142. fsl,cpm-command = <0x12000300>;
  143. };
  144. eth1: ethernet@11320 {
  145. device_type = "network";
  146. compatible = "fsl,mpc8248-fcc-enet",
  147. "fsl,cpm2-fcc-enet";
  148. reg = <0x11320 0x20 0x8500 0x100 0x113b0 1>;
  149. local-mac-address = [ 00 00 00 00 00 00 ];
  150. interrupts = <33 8>;
  151. interrupt-parent = <&PIC>;
  152. phy-handle = <&PHY1>;
  153. linux,network-index = <1>;
  154. fsl,cpm-command = <0x16200300>;
  155. };
  156. usb@11b60 {
  157. #address-cells = <1>;
  158. #size-cells = <0>;
  159. compatible = "fsl,mpc8248-usb",
  160. "fsl,cpm2-usb";
  161. reg = <0x11b60 0x18 0x8b00 0x100>;
  162. interrupt-parent = <&PIC>;
  163. interrupts = <11 8>;
  164. fsl,cpm-command = <0x2e600000>;
  165. };
  166. };
  167. PIC: interrupt-controller@10c00 {
  168. #interrupt-cells = <2>;
  169. interrupt-controller;
  170. reg = <0x10c00 0x80>;
  171. compatible = "fsl,mpc8248-pic", "fsl,pq2-pic";
  172. };
  173. };
  174. };