digsy_mtc.dts 2.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149
  1. // SPDX-License-Identifier: GPL-2.0-or-later
  2. /*
  3. * Digsy MTC board Device Tree Source
  4. *
  5. * Copyright (C) 2009 Semihalf
  6. *
  7. * Based on the CM5200 by M. Balakowicz
  8. */
  9. /include/ "mpc5200b.dtsi"
  10. &gpt0 { gpio-controller; fsl,has-wdt; };
  11. &gpt1 { gpio-controller; };
  12. / {
  13. model = "intercontrol,digsy-mtc";
  14. compatible = "intercontrol,digsy-mtc";
  15. memory@0 {
  16. reg = <0x00000000 0x02000000>; // 32MB
  17. };
  18. soc5200@f0000000 {
  19. rtc@800 {
  20. status = "disabled";
  21. };
  22. psc@2000 { // PSC1
  23. status = "disabled";
  24. };
  25. psc@2200 { // PSC2
  26. status = "disabled";
  27. };
  28. psc@2400 { // PSC3
  29. status = "disabled";
  30. };
  31. psc@2600 { // PSC4
  32. compatible = "fsl,mpc5200b-psc-uart","fsl,mpc5200-psc-uart";
  33. };
  34. psc@2800 { // PSC5
  35. compatible = "fsl,mpc5200b-psc-uart","fsl,mpc5200-psc-uart";
  36. };
  37. psc@2c00 { // PSC6
  38. status = "disabled";
  39. };
  40. ethernet@3000 {
  41. phy-handle = <&phy0>;
  42. };
  43. mdio@3000 {
  44. phy0: ethernet-phy@0 {
  45. reg = <0>;
  46. };
  47. };
  48. i2c@3d00 {
  49. eeprom@50 {
  50. compatible = "atmel,24c08";
  51. reg = <0x50>;
  52. };
  53. rtc@56 {
  54. compatible = "microcrystal,rv3029";
  55. reg = <0x56>;
  56. };
  57. rtc@68 {
  58. compatible = "dallas,ds1339";
  59. reg = <0x68>;
  60. };
  61. };
  62. i2c@3d40 {
  63. status = "disabled";
  64. };
  65. };
  66. pci@f0000d00 {
  67. interrupt-map-mask = <0xf800 0 0 7>;
  68. interrupt-map = <0xc000 0 0 1 &mpc5200_pic 0 0 3
  69. 0xc000 0 0 2 &mpc5200_pic 0 0 3
  70. 0xc000 0 0 3 &mpc5200_pic 0 0 3
  71. 0xc000 0 0 4 &mpc5200_pic 0 0 3>;
  72. clock-frequency = <0>; // From boot loader
  73. interrupts = <2 8 0 2 9 0 2 10 0>;
  74. bus-range = <0 0>;
  75. ranges = <0x42000000 0 0x80000000 0x80000000 0 0x10000000>,
  76. <0x02000000 0 0x90000000 0x90000000 0 0x10000000>,
  77. <0x01000000 0 0x00000000 0xa0000000 0 0x01000000>;
  78. };
  79. localbus {
  80. ranges = <0 0 0xff000000 0x1000000
  81. 4 0 0x60000000 0x0001000>;
  82. // 16-bit flash device at LocalPlus Bus CS0
  83. flash@0,0 {
  84. compatible = "cfi-flash";
  85. reg = <0 0 0x1000000>;
  86. bank-width = <2>;
  87. device-width = <2>;
  88. #size-cells = <1>;
  89. #address-cells = <1>;
  90. partition@0 {
  91. label = "kernel";
  92. reg = <0x0 0x00200000>;
  93. };
  94. partition@200000 {
  95. label = "root";
  96. reg = <0x00200000 0x00300000>;
  97. };
  98. partition@500000 {
  99. label = "user";
  100. reg = <0x00500000 0x00a00000>;
  101. };
  102. partition@f00000 {
  103. label = "u-boot";
  104. reg = <0x00f00000 0x100000>;
  105. };
  106. };
  107. can@4,0 {
  108. compatible = "nxp,sja1000";
  109. reg = <4 0x000 0x80>;
  110. nxp,external-clock-frequency = <24000000>;
  111. interrupts = <1 2 3>; // Level-low
  112. };
  113. can@4,100 {
  114. compatible = "nxp,sja1000";
  115. reg = <4 0x100 0x80>;
  116. nxp,external-clock-frequency = <24000000>;
  117. interrupts = <1 2 3>; // Level-low
  118. };
  119. serial@4,200 {
  120. compatible = "nxp,sc28l92";
  121. reg = <4 0x200 0x10>;
  122. interrupts = <1 3 3>;
  123. };
  124. };
  125. };