123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110 |
- /* SPDX-License-Identifier: GPL-2.0-only */
- /*
- * Copyright (c) 2012, NVIDIA CORPORATION. All rights reserved.
- */
- #ifndef __SOC_TEGRA_FUSE_H__
- #define __SOC_TEGRA_FUSE_H__
- #include <linux/types.h>
- #define TEGRA20 0x20
- #define TEGRA30 0x30
- #define TEGRA114 0x35
- #define TEGRA124 0x40
- #define TEGRA132 0x13
- #define TEGRA210 0x21
- #define TEGRA186 0x18
- #define TEGRA194 0x19
- #define TEGRA234 0x23
- #define TEGRA_FUSE_SKU_CALIB_0 0xf0
- #define TEGRA30_FUSE_SATA_CALIB 0x124
- #define TEGRA_FUSE_USB_CALIB_EXT_0 0x250
- #ifndef __ASSEMBLY__
- enum tegra_revision {
- TEGRA_REVISION_UNKNOWN = 0,
- TEGRA_REVISION_A01,
- TEGRA_REVISION_A02,
- TEGRA_REVISION_A03,
- TEGRA_REVISION_A03p,
- TEGRA_REVISION_A04,
- TEGRA_REVISION_MAX,
- };
- struct tegra_sku_info {
- int sku_id;
- int cpu_process_id;
- int cpu_speedo_id;
- int cpu_speedo_value;
- int cpu_iddq_value;
- int soc_process_id;
- int soc_speedo_id;
- int soc_speedo_value;
- int gpu_process_id;
- int gpu_speedo_id;
- int gpu_speedo_value;
- enum tegra_revision revision;
- };
- #ifdef CONFIG_ARCH_TEGRA
- extern struct tegra_sku_info tegra_sku_info;
- u32 tegra_read_straps(void);
- u32 tegra_read_ram_code(void);
- int tegra_fuse_readl(unsigned long offset, u32 *value);
- u32 tegra_read_chipid(void);
- u8 tegra_get_chip_id(void);
- u8 tegra_get_platform(void);
- bool tegra_is_silicon(void);
- int tegra194_miscreg_mask_serror(void);
- #else
- static struct tegra_sku_info tegra_sku_info __maybe_unused;
- static inline u32 tegra_read_straps(void)
- {
- return 0;
- }
- static inline u32 tegra_read_ram_code(void)
- {
- return 0;
- }
- static inline int tegra_fuse_readl(unsigned long offset, u32 *value)
- {
- return -ENODEV;
- }
- static inline u32 tegra_read_chipid(void)
- {
- return 0;
- }
- static inline u8 tegra_get_chip_id(void)
- {
- return 0;
- }
- static inline u8 tegra_get_platform(void)
- {
- return 0;
- }
- static inline bool tegra_is_silicon(void)
- {
- return false;
- }
- static inline int tegra194_miscreg_mask_serror(void)
- {
- return false;
- }
- #endif
- struct device *tegra_soc_device_register(void);
- #endif /* __ASSEMBLY__ */
- #endif /* __SOC_TEGRA_FUSE_H__ */
|