exynos-chipid.h 1.5 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647484950
  1. /* SPDX-License-Identifier: GPL-2.0 */
  2. /*
  3. * Copyright (c) 2018 Samsung Electronics Co., Ltd.
  4. * http://www.samsung.com/
  5. *
  6. * Exynos - CHIPID support
  7. */
  8. #ifndef __LINUX_SOC_EXYNOS_CHIPID_H
  9. #define __LINUX_SOC_EXYNOS_CHIPID_H
  10. #define EXYNOS_CHIPID_REG_PRO_ID 0x00
  11. #define EXYNOS_REV_PART_MASK 0xf
  12. #define EXYNOS_REV_PART_SHIFT 4
  13. #define EXYNOS_MASK 0xfffff000
  14. #define EXYNOS_CHIPID_REG_PKG_ID 0x04
  15. /* Bit field definitions for EXYNOS_CHIPID_REG_PKG_ID register */
  16. #define EXYNOS5422_IDS_OFFSET 24
  17. #define EXYNOS5422_IDS_MASK 0xff
  18. #define EXYNOS5422_USESG_OFFSET 3
  19. #define EXYNOS5422_USESG_MASK 0x01
  20. #define EXYNOS5422_SG_OFFSET 0
  21. #define EXYNOS5422_SG_MASK 0x07
  22. #define EXYNOS5422_TABLE_OFFSET 8
  23. #define EXYNOS5422_TABLE_MASK 0x03
  24. #define EXYNOS5422_SG_A_OFFSET 17
  25. #define EXYNOS5422_SG_A_MASK 0x0f
  26. #define EXYNOS5422_SG_B_OFFSET 21
  27. #define EXYNOS5422_SG_B_MASK 0x03
  28. #define EXYNOS5422_SG_BSIGN_OFFSET 23
  29. #define EXYNOS5422_SG_BSIGN_MASK 0x01
  30. #define EXYNOS5422_BIN2_OFFSET 12
  31. #define EXYNOS5422_BIN2_MASK 0x01
  32. #define EXYNOS_CHIPID_REG_LOT_ID 0x14
  33. #define EXYNOS_CHIPID_REG_AUX_INFO 0x1c
  34. /* Bit field definitions for EXYNOS_CHIPID_REG_AUX_INFO register */
  35. #define EXYNOS5422_TMCB_OFFSET 0
  36. #define EXYNOS5422_TMCB_MASK 0x7f
  37. #define EXYNOS5422_ARM_UP_OFFSET 8
  38. #define EXYNOS5422_ARM_UP_MASK 0x03
  39. #define EXYNOS5422_ARM_DN_OFFSET 10
  40. #define EXYNOS5422_ARM_DN_MASK 0x03
  41. #define EXYNOS5422_KFC_UP_OFFSET 12
  42. #define EXYNOS5422_KFC_UP_MASK 0x03
  43. #define EXYNOS5422_KFC_DN_OFFSET 14
  44. #define EXYNOS5422_KFC_DN_MASK 0x03
  45. #endif /*__LINUX_SOC_EXYNOS_CHIPID_H */