nand-ecc-mtk.h 1.2 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344454647
  1. /* SPDX-License-Identifier: GPL-2.0 OR MIT */
  2. /*
  3. * MTK SDG1 ECC controller
  4. *
  5. * Copyright (c) 2016 Mediatek
  6. * Authors: Xiaolei Li <[email protected]>
  7. * Jorge Ramirez-Ortiz <[email protected]>
  8. */
  9. #ifndef __DRIVERS_MTD_NAND_MTK_ECC_H__
  10. #define __DRIVERS_MTD_NAND_MTK_ECC_H__
  11. #include <linux/types.h>
  12. enum mtk_ecc_mode {ECC_DMA_MODE = 0, ECC_NFI_MODE = 1};
  13. enum mtk_ecc_operation {ECC_ENCODE, ECC_DECODE};
  14. struct device_node;
  15. struct mtk_ecc;
  16. struct mtk_ecc_stats {
  17. u32 corrected;
  18. u32 bitflips;
  19. u32 failed;
  20. };
  21. struct mtk_ecc_config {
  22. enum mtk_ecc_operation op;
  23. enum mtk_ecc_mode mode;
  24. dma_addr_t addr;
  25. u32 strength;
  26. u32 sectors;
  27. u32 len;
  28. };
  29. int mtk_ecc_encode(struct mtk_ecc *, struct mtk_ecc_config *, u8 *, u32);
  30. void mtk_ecc_get_stats(struct mtk_ecc *, struct mtk_ecc_stats *, int);
  31. int mtk_ecc_wait_done(struct mtk_ecc *, enum mtk_ecc_operation);
  32. int mtk_ecc_enable(struct mtk_ecc *, struct mtk_ecc_config *);
  33. void mtk_ecc_disable(struct mtk_ecc *);
  34. void mtk_ecc_adjust_strength(struct mtk_ecc *ecc, u32 *p);
  35. unsigned int mtk_ecc_get_parity_bits(struct mtk_ecc *ecc);
  36. struct mtk_ecc *of_mtk_ecc_get(struct device_node *);
  37. void mtk_ecc_release(struct mtk_ecc *);
  38. #endif