max77686-private.h 13 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448
  1. /* SPDX-License-Identifier: GPL-2.0+ */
  2. /*
  3. * max77686-private.h - Voltage regulator driver for the Maxim 77686/802
  4. *
  5. * Copyright (C) 2012 Samsung Electrnoics
  6. * Chiwoong Byun <[email protected]>
  7. */
  8. #ifndef __LINUX_MFD_MAX77686_PRIV_H
  9. #define __LINUX_MFD_MAX77686_PRIV_H
  10. #include <linux/i2c.h>
  11. #include <linux/regmap.h>
  12. #include <linux/module.h>
  13. #define MAX77686_REG_INVALID (0xff)
  14. /* MAX77686 PMIC registers */
  15. enum max77686_pmic_reg {
  16. MAX77686_REG_DEVICE_ID = 0x00,
  17. MAX77686_REG_INTSRC = 0x01,
  18. MAX77686_REG_INT1 = 0x02,
  19. MAX77686_REG_INT2 = 0x03,
  20. MAX77686_REG_INT1MSK = 0x04,
  21. MAX77686_REG_INT2MSK = 0x05,
  22. MAX77686_REG_STATUS1 = 0x06,
  23. MAX77686_REG_STATUS2 = 0x07,
  24. MAX77686_REG_PWRON = 0x08,
  25. MAX77686_REG_ONOFF_DELAY = 0x09,
  26. MAX77686_REG_MRSTB = 0x0A,
  27. /* Reserved: 0x0B-0x0F */
  28. MAX77686_REG_BUCK1CTRL = 0x10,
  29. MAX77686_REG_BUCK1OUT = 0x11,
  30. MAX77686_REG_BUCK2CTRL1 = 0x12,
  31. MAX77686_REG_BUCK234FREQ = 0x13,
  32. MAX77686_REG_BUCK2DVS1 = 0x14,
  33. MAX77686_REG_BUCK2DVS2 = 0x15,
  34. MAX77686_REG_BUCK2DVS3 = 0x16,
  35. MAX77686_REG_BUCK2DVS4 = 0x17,
  36. MAX77686_REG_BUCK2DVS5 = 0x18,
  37. MAX77686_REG_BUCK2DVS6 = 0x19,
  38. MAX77686_REG_BUCK2DVS7 = 0x1A,
  39. MAX77686_REG_BUCK2DVS8 = 0x1B,
  40. MAX77686_REG_BUCK3CTRL1 = 0x1C,
  41. /* Reserved: 0x1D */
  42. MAX77686_REG_BUCK3DVS1 = 0x1E,
  43. MAX77686_REG_BUCK3DVS2 = 0x1F,
  44. MAX77686_REG_BUCK3DVS3 = 0x20,
  45. MAX77686_REG_BUCK3DVS4 = 0x21,
  46. MAX77686_REG_BUCK3DVS5 = 0x22,
  47. MAX77686_REG_BUCK3DVS6 = 0x23,
  48. MAX77686_REG_BUCK3DVS7 = 0x24,
  49. MAX77686_REG_BUCK3DVS8 = 0x25,
  50. MAX77686_REG_BUCK4CTRL1 = 0x26,
  51. /* Reserved: 0x27 */
  52. MAX77686_REG_BUCK4DVS1 = 0x28,
  53. MAX77686_REG_BUCK4DVS2 = 0x29,
  54. MAX77686_REG_BUCK4DVS3 = 0x2A,
  55. MAX77686_REG_BUCK4DVS4 = 0x2B,
  56. MAX77686_REG_BUCK4DVS5 = 0x2C,
  57. MAX77686_REG_BUCK4DVS6 = 0x2D,
  58. MAX77686_REG_BUCK4DVS7 = 0x2E,
  59. MAX77686_REG_BUCK4DVS8 = 0x2F,
  60. MAX77686_REG_BUCK5CTRL = 0x30,
  61. MAX77686_REG_BUCK5OUT = 0x31,
  62. MAX77686_REG_BUCK6CTRL = 0x32,
  63. MAX77686_REG_BUCK6OUT = 0x33,
  64. MAX77686_REG_BUCK7CTRL = 0x34,
  65. MAX77686_REG_BUCK7OUT = 0x35,
  66. MAX77686_REG_BUCK8CTRL = 0x36,
  67. MAX77686_REG_BUCK8OUT = 0x37,
  68. MAX77686_REG_BUCK9CTRL = 0x38,
  69. MAX77686_REG_BUCK9OUT = 0x39,
  70. /* Reserved: 0x3A-0x3F */
  71. MAX77686_REG_LDO1CTRL1 = 0x40,
  72. MAX77686_REG_LDO2CTRL1 = 0x41,
  73. MAX77686_REG_LDO3CTRL1 = 0x42,
  74. MAX77686_REG_LDO4CTRL1 = 0x43,
  75. MAX77686_REG_LDO5CTRL1 = 0x44,
  76. MAX77686_REG_LDO6CTRL1 = 0x45,
  77. MAX77686_REG_LDO7CTRL1 = 0x46,
  78. MAX77686_REG_LDO8CTRL1 = 0x47,
  79. MAX77686_REG_LDO9CTRL1 = 0x48,
  80. MAX77686_REG_LDO10CTRL1 = 0x49,
  81. MAX77686_REG_LDO11CTRL1 = 0x4A,
  82. MAX77686_REG_LDO12CTRL1 = 0x4B,
  83. MAX77686_REG_LDO13CTRL1 = 0x4C,
  84. MAX77686_REG_LDO14CTRL1 = 0x4D,
  85. MAX77686_REG_LDO15CTRL1 = 0x4E,
  86. MAX77686_REG_LDO16CTRL1 = 0x4F,
  87. MAX77686_REG_LDO17CTRL1 = 0x50,
  88. MAX77686_REG_LDO18CTRL1 = 0x51,
  89. MAX77686_REG_LDO19CTRL1 = 0x52,
  90. MAX77686_REG_LDO20CTRL1 = 0x53,
  91. MAX77686_REG_LDO21CTRL1 = 0x54,
  92. MAX77686_REG_LDO22CTRL1 = 0x55,
  93. MAX77686_REG_LDO23CTRL1 = 0x56,
  94. MAX77686_REG_LDO24CTRL1 = 0x57,
  95. MAX77686_REG_LDO25CTRL1 = 0x58,
  96. MAX77686_REG_LDO26CTRL1 = 0x59,
  97. /* Reserved: 0x5A-0x5F */
  98. MAX77686_REG_LDO1CTRL2 = 0x60,
  99. MAX77686_REG_LDO2CTRL2 = 0x61,
  100. MAX77686_REG_LDO3CTRL2 = 0x62,
  101. MAX77686_REG_LDO4CTRL2 = 0x63,
  102. MAX77686_REG_LDO5CTRL2 = 0x64,
  103. MAX77686_REG_LDO6CTRL2 = 0x65,
  104. MAX77686_REG_LDO7CTRL2 = 0x66,
  105. MAX77686_REG_LDO8CTRL2 = 0x67,
  106. MAX77686_REG_LDO9CTRL2 = 0x68,
  107. MAX77686_REG_LDO10CTRL2 = 0x69,
  108. MAX77686_REG_LDO11CTRL2 = 0x6A,
  109. MAX77686_REG_LDO12CTRL2 = 0x6B,
  110. MAX77686_REG_LDO13CTRL2 = 0x6C,
  111. MAX77686_REG_LDO14CTRL2 = 0x6D,
  112. MAX77686_REG_LDO15CTRL2 = 0x6E,
  113. MAX77686_REG_LDO16CTRL2 = 0x6F,
  114. MAX77686_REG_LDO17CTRL2 = 0x70,
  115. MAX77686_REG_LDO18CTRL2 = 0x71,
  116. MAX77686_REG_LDO19CTRL2 = 0x72,
  117. MAX77686_REG_LDO20CTRL2 = 0x73,
  118. MAX77686_REG_LDO21CTRL2 = 0x74,
  119. MAX77686_REG_LDO22CTRL2 = 0x75,
  120. MAX77686_REG_LDO23CTRL2 = 0x76,
  121. MAX77686_REG_LDO24CTRL2 = 0x77,
  122. MAX77686_REG_LDO25CTRL2 = 0x78,
  123. MAX77686_REG_LDO26CTRL2 = 0x79,
  124. /* Reserved: 0x7A-0x7D */
  125. MAX77686_REG_BBAT_CHG = 0x7E,
  126. MAX77686_REG_32KHZ = 0x7F,
  127. MAX77686_REG_PMIC_END = 0x80,
  128. };
  129. enum max77686_rtc_reg {
  130. MAX77686_RTC_INT = 0x00,
  131. MAX77686_RTC_INTM = 0x01,
  132. MAX77686_RTC_CONTROLM = 0x02,
  133. MAX77686_RTC_CONTROL = 0x03,
  134. MAX77686_RTC_UPDATE0 = 0x04,
  135. /* Reserved: 0x5 */
  136. MAX77686_WTSR_SMPL_CNTL = 0x06,
  137. MAX77686_RTC_SEC = 0x07,
  138. MAX77686_RTC_MIN = 0x08,
  139. MAX77686_RTC_HOUR = 0x09,
  140. MAX77686_RTC_WEEKDAY = 0x0A,
  141. MAX77686_RTC_MONTH = 0x0B,
  142. MAX77686_RTC_YEAR = 0x0C,
  143. MAX77686_RTC_MONTHDAY = 0x0D,
  144. MAX77686_ALARM1_SEC = 0x0E,
  145. MAX77686_ALARM1_MIN = 0x0F,
  146. MAX77686_ALARM1_HOUR = 0x10,
  147. MAX77686_ALARM1_WEEKDAY = 0x11,
  148. MAX77686_ALARM1_MONTH = 0x12,
  149. MAX77686_ALARM1_YEAR = 0x13,
  150. MAX77686_ALARM1_DATE = 0x14,
  151. MAX77686_ALARM2_SEC = 0x15,
  152. MAX77686_ALARM2_MIN = 0x16,
  153. MAX77686_ALARM2_HOUR = 0x17,
  154. MAX77686_ALARM2_WEEKDAY = 0x18,
  155. MAX77686_ALARM2_MONTH = 0x19,
  156. MAX77686_ALARM2_YEAR = 0x1A,
  157. MAX77686_ALARM2_DATE = 0x1B,
  158. };
  159. /* MAX77802 PMIC registers */
  160. enum max77802_pmic_reg {
  161. MAX77802_REG_DEVICE_ID = 0x00,
  162. MAX77802_REG_INTSRC = 0x01,
  163. MAX77802_REG_INT1 = 0x02,
  164. MAX77802_REG_INT2 = 0x03,
  165. MAX77802_REG_INT1MSK = 0x04,
  166. MAX77802_REG_INT2MSK = 0x05,
  167. MAX77802_REG_STATUS1 = 0x06,
  168. MAX77802_REG_STATUS2 = 0x07,
  169. MAX77802_REG_PWRON = 0x08,
  170. /* Reserved: 0x09 */
  171. MAX77802_REG_MRSTB = 0x0A,
  172. MAX77802_REG_EPWRHOLD = 0x0B,
  173. /* Reserved: 0x0C-0x0D */
  174. MAX77802_REG_BOOSTCTRL = 0x0E,
  175. MAX77802_REG_BOOSTOUT = 0x0F,
  176. MAX77802_REG_BUCK1CTRL = 0x10,
  177. MAX77802_REG_BUCK1DVS1 = 0x11,
  178. MAX77802_REG_BUCK1DVS2 = 0x12,
  179. MAX77802_REG_BUCK1DVS3 = 0x13,
  180. MAX77802_REG_BUCK1DVS4 = 0x14,
  181. MAX77802_REG_BUCK1DVS5 = 0x15,
  182. MAX77802_REG_BUCK1DVS6 = 0x16,
  183. MAX77802_REG_BUCK1DVS7 = 0x17,
  184. MAX77802_REG_BUCK1DVS8 = 0x18,
  185. /* Reserved: 0x19 */
  186. MAX77802_REG_BUCK2CTRL1 = 0x1A,
  187. MAX77802_REG_BUCK2CTRL2 = 0x1B,
  188. MAX77802_REG_BUCK2PHTRAN = 0x1C,
  189. MAX77802_REG_BUCK2DVS1 = 0x1D,
  190. MAX77802_REG_BUCK2DVS2 = 0x1E,
  191. MAX77802_REG_BUCK2DVS3 = 0x1F,
  192. MAX77802_REG_BUCK2DVS4 = 0x20,
  193. MAX77802_REG_BUCK2DVS5 = 0x21,
  194. MAX77802_REG_BUCK2DVS6 = 0x22,
  195. MAX77802_REG_BUCK2DVS7 = 0x23,
  196. MAX77802_REG_BUCK2DVS8 = 0x24,
  197. /* Reserved: 0x25-0x26 */
  198. MAX77802_REG_BUCK3CTRL1 = 0x27,
  199. MAX77802_REG_BUCK3DVS1 = 0x28,
  200. MAX77802_REG_BUCK3DVS2 = 0x29,
  201. MAX77802_REG_BUCK3DVS3 = 0x2A,
  202. MAX77802_REG_BUCK3DVS4 = 0x2B,
  203. MAX77802_REG_BUCK3DVS5 = 0x2C,
  204. MAX77802_REG_BUCK3DVS6 = 0x2D,
  205. MAX77802_REG_BUCK3DVS7 = 0x2E,
  206. MAX77802_REG_BUCK3DVS8 = 0x2F,
  207. /* Reserved: 0x30-0x36 */
  208. MAX77802_REG_BUCK4CTRL1 = 0x37,
  209. MAX77802_REG_BUCK4DVS1 = 0x38,
  210. MAX77802_REG_BUCK4DVS2 = 0x39,
  211. MAX77802_REG_BUCK4DVS3 = 0x3A,
  212. MAX77802_REG_BUCK4DVS4 = 0x3B,
  213. MAX77802_REG_BUCK4DVS5 = 0x3C,
  214. MAX77802_REG_BUCK4DVS6 = 0x3D,
  215. MAX77802_REG_BUCK4DVS7 = 0x3E,
  216. MAX77802_REG_BUCK4DVS8 = 0x3F,
  217. /* Reserved: 0x40 */
  218. MAX77802_REG_BUCK5CTRL = 0x41,
  219. MAX77802_REG_BUCK5OUT = 0x42,
  220. /* Reserved: 0x43 */
  221. MAX77802_REG_BUCK6CTRL = 0x44,
  222. MAX77802_REG_BUCK6DVS1 = 0x45,
  223. MAX77802_REG_BUCK6DVS2 = 0x46,
  224. MAX77802_REG_BUCK6DVS3 = 0x47,
  225. MAX77802_REG_BUCK6DVS4 = 0x48,
  226. MAX77802_REG_BUCK6DVS5 = 0x49,
  227. MAX77802_REG_BUCK6DVS6 = 0x4A,
  228. MAX77802_REG_BUCK6DVS7 = 0x4B,
  229. MAX77802_REG_BUCK6DVS8 = 0x4C,
  230. /* Reserved: 0x4D */
  231. MAX77802_REG_BUCK7CTRL = 0x4E,
  232. MAX77802_REG_BUCK7OUT = 0x4F,
  233. /* Reserved: 0x50 */
  234. MAX77802_REG_BUCK8CTRL = 0x51,
  235. MAX77802_REG_BUCK8OUT = 0x52,
  236. /* Reserved: 0x53 */
  237. MAX77802_REG_BUCK9CTRL = 0x54,
  238. MAX77802_REG_BUCK9OUT = 0x55,
  239. /* Reserved: 0x56 */
  240. MAX77802_REG_BUCK10CTRL = 0x57,
  241. MAX77802_REG_BUCK10OUT = 0x58,
  242. /* Reserved: 0x59-0x5F */
  243. MAX77802_REG_LDO1CTRL1 = 0x60,
  244. MAX77802_REG_LDO2CTRL1 = 0x61,
  245. MAX77802_REG_LDO3CTRL1 = 0x62,
  246. MAX77802_REG_LDO4CTRL1 = 0x63,
  247. MAX77802_REG_LDO5CTRL1 = 0x64,
  248. MAX77802_REG_LDO6CTRL1 = 0x65,
  249. MAX77802_REG_LDO7CTRL1 = 0x66,
  250. MAX77802_REG_LDO8CTRL1 = 0x67,
  251. MAX77802_REG_LDO9CTRL1 = 0x68,
  252. MAX77802_REG_LDO10CTRL1 = 0x69,
  253. MAX77802_REG_LDO11CTRL1 = 0x6A,
  254. MAX77802_REG_LDO12CTRL1 = 0x6B,
  255. MAX77802_REG_LDO13CTRL1 = 0x6C,
  256. MAX77802_REG_LDO14CTRL1 = 0x6D,
  257. MAX77802_REG_LDO15CTRL1 = 0x6E,
  258. /* Reserved: 0x6F */
  259. MAX77802_REG_LDO17CTRL1 = 0x70,
  260. MAX77802_REG_LDO18CTRL1 = 0x71,
  261. MAX77802_REG_LDO19CTRL1 = 0x72,
  262. MAX77802_REG_LDO20CTRL1 = 0x73,
  263. MAX77802_REG_LDO21CTRL1 = 0x74,
  264. MAX77802_REG_LDO22CTRL1 = 0x75,
  265. MAX77802_REG_LDO23CTRL1 = 0x76,
  266. MAX77802_REG_LDO24CTRL1 = 0x77,
  267. MAX77802_REG_LDO25CTRL1 = 0x78,
  268. MAX77802_REG_LDO26CTRL1 = 0x79,
  269. MAX77802_REG_LDO27CTRL1 = 0x7A,
  270. MAX77802_REG_LDO28CTRL1 = 0x7B,
  271. MAX77802_REG_LDO29CTRL1 = 0x7C,
  272. MAX77802_REG_LDO30CTRL1 = 0x7D,
  273. /* Reserved: 0x7E */
  274. MAX77802_REG_LDO32CTRL1 = 0x7F,
  275. MAX77802_REG_LDO33CTRL1 = 0x80,
  276. MAX77802_REG_LDO34CTRL1 = 0x81,
  277. MAX77802_REG_LDO35CTRL1 = 0x82,
  278. /* Reserved: 0x83-0x8F */
  279. MAX77802_REG_LDO1CTRL2 = 0x90,
  280. MAX77802_REG_LDO2CTRL2 = 0x91,
  281. MAX77802_REG_LDO3CTRL2 = 0x92,
  282. MAX77802_REG_LDO4CTRL2 = 0x93,
  283. MAX77802_REG_LDO5CTRL2 = 0x94,
  284. MAX77802_REG_LDO6CTRL2 = 0x95,
  285. MAX77802_REG_LDO7CTRL2 = 0x96,
  286. MAX77802_REG_LDO8CTRL2 = 0x97,
  287. MAX77802_REG_LDO9CTRL2 = 0x98,
  288. MAX77802_REG_LDO10CTRL2 = 0x99,
  289. MAX77802_REG_LDO11CTRL2 = 0x9A,
  290. MAX77802_REG_LDO12CTRL2 = 0x9B,
  291. MAX77802_REG_LDO13CTRL2 = 0x9C,
  292. MAX77802_REG_LDO14CTRL2 = 0x9D,
  293. MAX77802_REG_LDO15CTRL2 = 0x9E,
  294. /* Reserved: 0x9F */
  295. MAX77802_REG_LDO17CTRL2 = 0xA0,
  296. MAX77802_REG_LDO18CTRL2 = 0xA1,
  297. MAX77802_REG_LDO19CTRL2 = 0xA2,
  298. MAX77802_REG_LDO20CTRL2 = 0xA3,
  299. MAX77802_REG_LDO21CTRL2 = 0xA4,
  300. MAX77802_REG_LDO22CTRL2 = 0xA5,
  301. MAX77802_REG_LDO23CTRL2 = 0xA6,
  302. MAX77802_REG_LDO24CTRL2 = 0xA7,
  303. MAX77802_REG_LDO25CTRL2 = 0xA8,
  304. MAX77802_REG_LDO26CTRL2 = 0xA9,
  305. MAX77802_REG_LDO27CTRL2 = 0xAA,
  306. MAX77802_REG_LDO28CTRL2 = 0xAB,
  307. MAX77802_REG_LDO29CTRL2 = 0xAC,
  308. MAX77802_REG_LDO30CTRL2 = 0xAD,
  309. /* Reserved: 0xAE */
  310. MAX77802_REG_LDO32CTRL2 = 0xAF,
  311. MAX77802_REG_LDO33CTRL2 = 0xB0,
  312. MAX77802_REG_LDO34CTRL2 = 0xB1,
  313. MAX77802_REG_LDO35CTRL2 = 0xB2,
  314. /* Reserved: 0xB3 */
  315. MAX77802_REG_BBAT_CHG = 0xB4,
  316. MAX77802_REG_32KHZ = 0xB5,
  317. MAX77802_REG_PMIC_END = 0xB6,
  318. };
  319. enum max77802_rtc_reg {
  320. MAX77802_RTC_INT = 0xC0,
  321. MAX77802_RTC_INTM = 0xC1,
  322. MAX77802_RTC_CONTROLM = 0xC2,
  323. MAX77802_RTC_CONTROL = 0xC3,
  324. MAX77802_RTC_UPDATE0 = 0xC4,
  325. MAX77802_RTC_UPDATE1 = 0xC5,
  326. MAX77802_WTSR_SMPL_CNTL = 0xC6,
  327. MAX77802_RTC_SEC = 0xC7,
  328. MAX77802_RTC_MIN = 0xC8,
  329. MAX77802_RTC_HOUR = 0xC9,
  330. MAX77802_RTC_WEEKDAY = 0xCA,
  331. MAX77802_RTC_MONTH = 0xCB,
  332. MAX77802_RTC_YEAR = 0xCC,
  333. MAX77802_RTC_MONTHDAY = 0xCD,
  334. MAX77802_RTC_AE1 = 0xCE,
  335. MAX77802_ALARM1_SEC = 0xCF,
  336. MAX77802_ALARM1_MIN = 0xD0,
  337. MAX77802_ALARM1_HOUR = 0xD1,
  338. MAX77802_ALARM1_WEEKDAY = 0xD2,
  339. MAX77802_ALARM1_MONTH = 0xD3,
  340. MAX77802_ALARM1_YEAR = 0xD4,
  341. MAX77802_ALARM1_DATE = 0xD5,
  342. MAX77802_RTC_AE2 = 0xD6,
  343. MAX77802_ALARM2_SEC = 0xD7,
  344. MAX77802_ALARM2_MIN = 0xD8,
  345. MAX77802_ALARM2_HOUR = 0xD9,
  346. MAX77802_ALARM2_WEEKDAY = 0xDA,
  347. MAX77802_ALARM2_MONTH = 0xDB,
  348. MAX77802_ALARM2_YEAR = 0xDC,
  349. MAX77802_ALARM2_DATE = 0xDD,
  350. MAX77802_RTC_END = 0xDF,
  351. };
  352. enum max77686_irq_source {
  353. PMIC_INT1 = 0,
  354. PMIC_INT2,
  355. RTC_INT,
  356. MAX77686_IRQ_GROUP_NR,
  357. };
  358. enum max77686_irq {
  359. MAX77686_PMICIRQ_PWRONF,
  360. MAX77686_PMICIRQ_PWRONR,
  361. MAX77686_PMICIRQ_JIGONBF,
  362. MAX77686_PMICIRQ_JIGONBR,
  363. MAX77686_PMICIRQ_ACOKBF,
  364. MAX77686_PMICIRQ_ACOKBR,
  365. MAX77686_PMICIRQ_ONKEY1S,
  366. MAX77686_PMICIRQ_MRSTB,
  367. MAX77686_PMICIRQ_140C,
  368. MAX77686_PMICIRQ_120C,
  369. MAX77686_RTCIRQ_RTC60S = 0,
  370. MAX77686_RTCIRQ_RTCA1,
  371. MAX77686_RTCIRQ_RTCA2,
  372. MAX77686_RTCIRQ_SMPL,
  373. MAX77686_RTCIRQ_RTC1S,
  374. MAX77686_RTCIRQ_WTSR,
  375. };
  376. #define MAX77686_INT1_PWRONF_MSK BIT(0)
  377. #define MAX77686_INT1_PWRONR_MSK BIT(1)
  378. #define MAX77686_INT1_JIGONBF_MSK BIT(2)
  379. #define MAX77686_INT1_JIGONBR_MSK BIT(3)
  380. #define MAX77686_INT1_ACOKBF_MSK BIT(4)
  381. #define MAX77686_INT1_ACOKBR_MSK BIT(5)
  382. #define MAX77686_INT1_ONKEY1S_MSK BIT(6)
  383. #define MAX77686_INT1_MRSTB_MSK BIT(7)
  384. #define MAX77686_INT2_140C_MSK BIT(0)
  385. #define MAX77686_INT2_120C_MSK BIT(1)
  386. #define MAX77686_RTCINT_RTC60S_MSK BIT(0)
  387. #define MAX77686_RTCINT_RTCA1_MSK BIT(1)
  388. #define MAX77686_RTCINT_RTCA2_MSK BIT(2)
  389. #define MAX77686_RTCINT_SMPL_MSK BIT(3)
  390. #define MAX77686_RTCINT_RTC1S_MSK BIT(4)
  391. #define MAX77686_RTCINT_WTSR_MSK BIT(5)
  392. struct max77686_dev {
  393. struct device *dev;
  394. struct i2c_client *i2c; /* 0xcc / PMIC, Battery Control, and FLASH */
  395. unsigned long type;
  396. struct regmap *regmap; /* regmap for mfd */
  397. struct regmap_irq_chip_data *irq_data;
  398. int irq;
  399. struct mutex irqlock;
  400. int irq_masks_cur[MAX77686_IRQ_GROUP_NR];
  401. int irq_masks_cache[MAX77686_IRQ_GROUP_NR];
  402. };
  403. enum max77686_types {
  404. TYPE_MAX77686,
  405. TYPE_MAX77802,
  406. };
  407. extern int max77686_irq_init(struct max77686_dev *max77686);
  408. extern void max77686_irq_exit(struct max77686_dev *max77686);
  409. extern int max77686_irq_resume(struct max77686_dev *max77686);
  410. #endif /* __LINUX_MFD_MAX77686_PRIV_H */