123456789101112131415161718192021222324252627282930313233343536373839404142 |
- #ifndef DT_RESET_OXSEMI_OX810SE_H
- #define DT_RESET_OXSEMI_OX810SE_H
- #define RESET_ARM 0
- #define RESET_COPRO 1
- #define RESET_USBHS 4
- #define RESET_USBHSPHY 5
- #define RESET_MAC 6
- #define RESET_PCI 7
- #define RESET_DMA 8
- #define RESET_DPE 9
- #define RESET_DDR 10
- #define RESET_SATA 11
- #define RESET_SATA_LINK 12
- #define RESET_SATA_PHY 13
-
- #define RESET_NAND 15
- #define RESET_GPIO 16
- #define RESET_UART1 17
- #define RESET_UART2 18
- #define RESET_MISC 19
- #define RESET_I2S 20
- #define RESET_AHB_MON 21
- #define RESET_UART3 22
- #define RESET_UART4 23
- #define RESET_SGDMA 24
- #define RESET_BUS 31
- #endif
|