qcom,sm8450.h 4.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171
  1. /* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
  2. /*
  3. * Copyright (c) 2020-2021, The Linux Foundation. All rights reserved.
  4. * Copyright (c) 2021, Linaro Limited
  5. */
  6. #ifndef __DT_BINDINGS_INTERCONNECT_QCOM_SM8450_H
  7. #define __DT_BINDINGS_INTERCONNECT_QCOM_SM8450_H
  8. #define MASTER_QSPI_0 0
  9. #define MASTER_QUP_1 1
  10. #define MASTER_A1NOC_CFG 2
  11. #define MASTER_SDCC_4 3
  12. #define MASTER_UFS_MEM 4
  13. #define MASTER_USB3_0 5
  14. #define SLAVE_A1NOC_SNOC 6
  15. #define SLAVE_SERVICE_A1NOC 7
  16. #define MASTER_QDSS_BAM 0
  17. #define MASTER_QUP_0 1
  18. #define MASTER_QUP_2 2
  19. #define MASTER_A2NOC_CFG 3
  20. #define MASTER_CRYPTO 4
  21. #define MASTER_IPA 5
  22. #define MASTER_SENSORS_PROC 6
  23. #define MASTER_SP 7
  24. #define MASTER_QDSS_ETR 8
  25. #define MASTER_QDSS_ETR_1 9
  26. #define MASTER_SDCC_2 10
  27. #define SLAVE_A2NOC_SNOC 11
  28. #define SLAVE_SERVICE_A2NOC 12
  29. #define MASTER_QUP_CORE_0 0
  30. #define MASTER_QUP_CORE_1 1
  31. #define MASTER_QUP_CORE_2 2
  32. #define SLAVE_QUP_CORE_0 3
  33. #define SLAVE_QUP_CORE_1 4
  34. #define SLAVE_QUP_CORE_2 5
  35. #define MASTER_GEM_NOC_CNOC 0
  36. #define MASTER_GEM_NOC_PCIE_SNOC 1
  37. #define SLAVE_AHB2PHY_SOUTH 2
  38. #define SLAVE_AHB2PHY_NORTH 3
  39. #define SLAVE_AOSS 4
  40. #define SLAVE_CAMERA_CFG 5
  41. #define SLAVE_CLK_CTL 6
  42. #define SLAVE_CDSP_CFG 7
  43. #define SLAVE_RBCPR_CX_CFG 8
  44. #define SLAVE_RBCPR_MMCX_CFG 9
  45. #define SLAVE_RBCPR_MXA_CFG 10
  46. #define SLAVE_RBCPR_MXC_CFG 11
  47. #define SLAVE_CRYPTO_0_CFG 12
  48. #define SLAVE_CX_RDPM 13
  49. #define SLAVE_DISPLAY_CFG 14
  50. #define SLAVE_GFX3D_CFG 15
  51. #define SLAVE_IMEM_CFG 16
  52. #define SLAVE_IPA_CFG 17
  53. #define SLAVE_IPC_ROUTER_CFG 18
  54. #define SLAVE_LPASS 19
  55. #define SLAVE_CNOC_MSS 20
  56. #define SLAVE_MX_RDPM 21
  57. #define SLAVE_PCIE_0_CFG 22
  58. #define SLAVE_PCIE_1_CFG 23
  59. #define SLAVE_PDM 24
  60. #define SLAVE_PIMEM_CFG 25
  61. #define SLAVE_PRNG 26
  62. #define SLAVE_QDSS_CFG 27
  63. #define SLAVE_QSPI_0 28
  64. #define SLAVE_QUP_0 29
  65. #define SLAVE_QUP_1 30
  66. #define SLAVE_QUP_2 31
  67. #define SLAVE_SDCC_2 32
  68. #define SLAVE_SDCC_4 33
  69. #define SLAVE_SPSS_CFG 34
  70. #define SLAVE_TCSR 35
  71. #define SLAVE_TLMM 36
  72. #define SLAVE_TME_CFG 37
  73. #define SLAVE_UFS_MEM_CFG 38
  74. #define SLAVE_USB3_0 39
  75. #define SLAVE_VENUS_CFG 40
  76. #define SLAVE_VSENSE_CTRL_CFG 41
  77. #define SLAVE_A1NOC_CFG 42
  78. #define SLAVE_A2NOC_CFG 43
  79. #define SLAVE_DDRSS_CFG 44
  80. #define SLAVE_CNOC_MNOC_CFG 45
  81. #define SLAVE_PCIE_ANOC_CFG 46
  82. #define SLAVE_SNOC_CFG 47
  83. #define SLAVE_IMEM 48
  84. #define SLAVE_PIMEM 49
  85. #define SLAVE_SERVICE_CNOC 50
  86. #define SLAVE_PCIE_0 51
  87. #define SLAVE_PCIE_1 52
  88. #define SLAVE_QDSS_STM 53
  89. #define SLAVE_TCU 54
  90. #define MASTER_GPU_TCU 0
  91. #define MASTER_SYS_TCU 1
  92. #define MASTER_APPSS_PROC 2
  93. #define MASTER_GFX3D 3
  94. #define MASTER_MSS_PROC 4
  95. #define MASTER_MNOC_HF_MEM_NOC 5
  96. #define MASTER_MNOC_SF_MEM_NOC 6
  97. #define MASTER_COMPUTE_NOC 7
  98. #define MASTER_ANOC_PCIE_GEM_NOC 8
  99. #define MASTER_SNOC_GC_MEM_NOC 9
  100. #define MASTER_SNOC_SF_MEM_NOC 10
  101. #define SLAVE_GEM_NOC_CNOC 11
  102. #define SLAVE_LLCC 12
  103. #define SLAVE_MEM_NOC_PCIE_SNOC 13
  104. #define MASTER_MNOC_HF_MEM_NOC_DISP 14
  105. #define MASTER_MNOC_SF_MEM_NOC_DISP 15
  106. #define MASTER_ANOC_PCIE_GEM_NOC_DISP 16
  107. #define SLAVE_LLCC_DISP 17
  108. #define MASTER_CNOC_LPASS_AG_NOC 0
  109. #define MASTER_LPASS_PROC 1
  110. #define SLAVE_LPASS_CORE_CFG 2
  111. #define SLAVE_LPASS_LPI_CFG 3
  112. #define SLAVE_LPASS_MPU_CFG 4
  113. #define SLAVE_LPASS_TOP_CFG 5
  114. #define SLAVE_LPASS_SNOC 6
  115. #define SLAVE_SERVICES_LPASS_AML_NOC 7
  116. #define SLAVE_SERVICE_LPASS_AG_NOC 8
  117. #define MASTER_LLCC 0
  118. #define SLAVE_EBI1 1
  119. #define MASTER_LLCC_DISP 2
  120. #define SLAVE_EBI1_DISP 3
  121. #define MASTER_CAMNOC_HF 0
  122. #define MASTER_CAMNOC_ICP 1
  123. #define MASTER_CAMNOC_SF 2
  124. #define MASTER_MDP 3
  125. #define MASTER_CNOC_MNOC_CFG 4
  126. #define MASTER_ROTATOR 5
  127. #define MASTER_CDSP_HCP 6
  128. #define MASTER_VIDEO 7
  129. #define MASTER_VIDEO_CV_PROC 8
  130. #define MASTER_VIDEO_PROC 9
  131. #define MASTER_VIDEO_V_PROC 10
  132. #define SLAVE_MNOC_HF_MEM_NOC 11
  133. #define SLAVE_MNOC_SF_MEM_NOC 12
  134. #define SLAVE_SERVICE_MNOC 13
  135. #define MASTER_MDP_DISP 14
  136. #define MASTER_ROTATOR_DISP 15
  137. #define SLAVE_MNOC_HF_MEM_NOC_DISP 16
  138. #define SLAVE_MNOC_SF_MEM_NOC_DISP 17
  139. #define MASTER_CDSP_NOC_CFG 0
  140. #define MASTER_CDSP_PROC 1
  141. #define SLAVE_CDSP_MEM_NOC 2
  142. #define SLAVE_SERVICE_NSP_NOC 3
  143. #define MASTER_PCIE_ANOC_CFG 0
  144. #define MASTER_PCIE_0 1
  145. #define MASTER_PCIE_1 2
  146. #define SLAVE_ANOC_PCIE_GEM_NOC 3
  147. #define SLAVE_SERVICE_PCIE_ANOC 4
  148. #define MASTER_GIC_AHB 0
  149. #define MASTER_A1NOC_SNOC 1
  150. #define MASTER_A2NOC_SNOC 2
  151. #define MASTER_LPASS_ANOC 3
  152. #define MASTER_SNOC_CFG 4
  153. #define MASTER_PIMEM 5
  154. #define MASTER_GIC 6
  155. #define SLAVE_SNOC_GEM_NOC_GC 7
  156. #define SLAVE_SNOC_GEM_NOC_SF 8
  157. #define SLAVE_SERVICE_SNOC 9
  158. #endif