qcom,sc7180.h 4.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161
  1. /* SPDX-License-Identifier: GPL-2.0 */
  2. /*
  3. * Qualcomm SC7180 interconnect IDs
  4. *
  5. * Copyright (c) 2020, The Linux Foundation. All rights reserved.
  6. */
  7. #ifndef __DT_BINDINGS_INTERCONNECT_QCOM_SC7180_H
  8. #define __DT_BINDINGS_INTERCONNECT_QCOM_SC7180_H
  9. #define MASTER_A1NOC_CFG 0
  10. #define MASTER_QSPI 1
  11. #define MASTER_QUP_0 2
  12. #define MASTER_SDCC_2 3
  13. #define MASTER_EMMC 4
  14. #define MASTER_UFS_MEM 5
  15. #define SLAVE_A1NOC_SNOC 6
  16. #define SLAVE_SERVICE_A1NOC 7
  17. #define MASTER_A2NOC_CFG 0
  18. #define MASTER_QDSS_BAM 1
  19. #define MASTER_QUP_1 2
  20. #define MASTER_USB3 3
  21. #define MASTER_CRYPTO 4
  22. #define MASTER_IPA 5
  23. #define MASTER_QDSS_ETR 6
  24. #define SLAVE_A2NOC_SNOC 7
  25. #define SLAVE_SERVICE_A2NOC 8
  26. #define MASTER_CAMNOC_HF0_UNCOMP 0
  27. #define MASTER_CAMNOC_HF1_UNCOMP 1
  28. #define MASTER_CAMNOC_SF_UNCOMP 2
  29. #define SLAVE_CAMNOC_UNCOMP 3
  30. #define MASTER_NPU 0
  31. #define MASTER_NPU_PROC 1
  32. #define SLAVE_CDSP_GEM_NOC 2
  33. #define MASTER_SNOC_CNOC 0
  34. #define MASTER_QDSS_DAP 1
  35. #define SLAVE_A1NOC_CFG 2
  36. #define SLAVE_A2NOC_CFG 3
  37. #define SLAVE_AHB2PHY_SOUTH 4
  38. #define SLAVE_AHB2PHY_CENTER 5
  39. #define SLAVE_AOP 6
  40. #define SLAVE_AOSS 7
  41. #define SLAVE_BOOT_ROM 8
  42. #define SLAVE_CAMERA_CFG 9
  43. #define SLAVE_CAMERA_NRT_THROTTLE_CFG 10
  44. #define SLAVE_CAMERA_RT_THROTTLE_CFG 11
  45. #define SLAVE_CLK_CTL 12
  46. #define SLAVE_RBCPR_CX_CFG 13
  47. #define SLAVE_RBCPR_MX_CFG 14
  48. #define SLAVE_CRYPTO_0_CFG 15
  49. #define SLAVE_DCC_CFG 16
  50. #define SLAVE_CNOC_DDRSS 17
  51. #define SLAVE_DISPLAY_CFG 18
  52. #define SLAVE_DISPLAY_RT_THROTTLE_CFG 19
  53. #define SLAVE_DISPLAY_THROTTLE_CFG 20
  54. #define SLAVE_EMMC_CFG 21
  55. #define SLAVE_GLM 22
  56. #define SLAVE_GFX3D_CFG 23
  57. #define SLAVE_IMEM_CFG 24
  58. #define SLAVE_IPA_CFG 25
  59. #define SLAVE_CNOC_MNOC_CFG 26
  60. #define SLAVE_CNOC_MSS 27
  61. #define SLAVE_NPU_CFG 28
  62. #define SLAVE_NPU_DMA_BWMON_CFG 29
  63. #define SLAVE_NPU_PROC_BWMON_CFG 30
  64. #define SLAVE_PDM 31
  65. #define SLAVE_PIMEM_CFG 32
  66. #define SLAVE_PRNG 33
  67. #define SLAVE_QDSS_CFG 34
  68. #define SLAVE_QM_CFG 35
  69. #define SLAVE_QM_MPU_CFG 36
  70. #define SLAVE_QSPI_0 37
  71. #define SLAVE_QUP_0 38
  72. #define SLAVE_QUP_1 39
  73. #define SLAVE_SDCC_2 40
  74. #define SLAVE_SECURITY 41
  75. #define SLAVE_SNOC_CFG 42
  76. #define SLAVE_TCSR 43
  77. #define SLAVE_TLMM_WEST 44
  78. #define SLAVE_TLMM_NORTH 45
  79. #define SLAVE_TLMM_SOUTH 46
  80. #define SLAVE_UFS_MEM_CFG 47
  81. #define SLAVE_USB3 48
  82. #define SLAVE_VENUS_CFG 49
  83. #define SLAVE_VENUS_THROTTLE_CFG 50
  84. #define SLAVE_VSENSE_CTRL_CFG 51
  85. #define SLAVE_SERVICE_CNOC 52
  86. #define MASTER_CNOC_DC_NOC 0
  87. #define SLAVE_GEM_NOC_CFG 1
  88. #define SLAVE_LLCC_CFG 2
  89. #define MASTER_APPSS_PROC 0
  90. #define MASTER_SYS_TCU 1
  91. #define MASTER_GEM_NOC_CFG 2
  92. #define MASTER_COMPUTE_NOC 3
  93. #define MASTER_MNOC_HF_MEM_NOC 4
  94. #define MASTER_MNOC_SF_MEM_NOC 5
  95. #define MASTER_SNOC_GC_MEM_NOC 6
  96. #define MASTER_SNOC_SF_MEM_NOC 7
  97. #define MASTER_GFX3D 8
  98. #define SLAVE_MSS_PROC_MS_MPU_CFG 9
  99. #define SLAVE_GEM_NOC_SNOC 10
  100. #define SLAVE_LLCC 11
  101. #define SLAVE_SERVICE_GEM_NOC 12
  102. #define MASTER_IPA_CORE 0
  103. #define SLAVE_IPA_CORE 1
  104. #define MASTER_LLCC 0
  105. #define SLAVE_EBI1 1
  106. #define MASTER_CNOC_MNOC_CFG 0
  107. #define MASTER_CAMNOC_HF0 1
  108. #define MASTER_CAMNOC_HF1 2
  109. #define MASTER_CAMNOC_SF 3
  110. #define MASTER_MDP0 4
  111. #define MASTER_ROTATOR 5
  112. #define MASTER_VIDEO_P0 6
  113. #define MASTER_VIDEO_PROC 7
  114. #define SLAVE_MNOC_HF_MEM_NOC 8
  115. #define SLAVE_MNOC_SF_MEM_NOC 9
  116. #define SLAVE_SERVICE_MNOC 10
  117. #define MASTER_NPU_SYS 0
  118. #define MASTER_NPU_NOC_CFG 1
  119. #define SLAVE_NPU_CAL_DP0 2
  120. #define SLAVE_NPU_CP 3
  121. #define SLAVE_NPU_INT_DMA_BWMON_CFG 4
  122. #define SLAVE_NPU_DPM 5
  123. #define SLAVE_ISENSE_CFG 6
  124. #define SLAVE_NPU_LLM_CFG 7
  125. #define SLAVE_NPU_TCM 8
  126. #define SLAVE_NPU_COMPUTE_NOC 9
  127. #define SLAVE_SERVICE_NPU_NOC 10
  128. #define MASTER_QUP_CORE_0 0
  129. #define MASTER_QUP_CORE_1 1
  130. #define SLAVE_QUP_CORE_0 2
  131. #define SLAVE_QUP_CORE_1 3
  132. #define MASTER_SNOC_CFG 0
  133. #define MASTER_A1NOC_SNOC 1
  134. #define MASTER_A2NOC_SNOC 2
  135. #define MASTER_GEM_NOC_SNOC 3
  136. #define MASTER_PIMEM 4
  137. #define SLAVE_APPSS 5
  138. #define SLAVE_SNOC_CNOC 6
  139. #define SLAVE_SNOC_GEM_NOC_GC 7
  140. #define SLAVE_SNOC_GEM_NOC_SF 8
  141. #define SLAVE_IMEM 9
  142. #define SLAVE_PIMEM 10
  143. #define SLAVE_SERVICE_SNOC 11
  144. #define SLAVE_QDSS_STM 12
  145. #define SLAVE_TCU 13
  146. #endif