12345678910111213141516171819202122232425262728293031323334353637383940414243444546474849505152535455565758596061626364656667686970717273747576777879808182838485868788 |
- /* SPDX-License-Identifier: GPL-2.0 */
- /*
- * Qualcomm interconnect IDs
- *
- * Copyright (c) 2019, Linaro Ltd.
- * Author: Georgi Djakov <[email protected]>
- */
- #ifndef __DT_BINDINGS_INTERCONNECT_QCOM_QCS404_H
- #define __DT_BINDINGS_INTERCONNECT_QCOM_QCS404_H
- #define MASTER_AMPSS_M0 0
- #define MASTER_OXILI 1
- #define MASTER_MDP_PORT0 2
- #define MASTER_SNOC_BIMC_1 3
- #define MASTER_TCU_0 4
- #define SLAVE_EBI_CH0 5
- #define SLAVE_BIMC_SNOC 6
- #define MASTER_SPDM 0
- #define MASTER_BLSP_1 1
- #define MASTER_BLSP_2 2
- #define MASTER_XI_USB_HS1 3
- #define MASTER_CRYPT0 4
- #define MASTER_SDCC_1 5
- #define MASTER_SDCC_2 6
- #define MASTER_SNOC_PCNOC 7
- #define MASTER_QPIC 8
- #define PCNOC_INT_0 9
- #define PCNOC_INT_2 10
- #define PCNOC_INT_3 11
- #define PCNOC_S_0 12
- #define PCNOC_S_1 13
- #define PCNOC_S_2 14
- #define PCNOC_S_3 15
- #define PCNOC_S_4 16
- #define PCNOC_S_6 17
- #define PCNOC_S_7 18
- #define PCNOC_S_8 19
- #define PCNOC_S_9 20
- #define PCNOC_S_10 21
- #define PCNOC_S_11 22
- #define SLAVE_SPDM 23
- #define SLAVE_PDM 24
- #define SLAVE_PRNG 25
- #define SLAVE_TCSR 26
- #define SLAVE_SNOC_CFG 27
- #define SLAVE_MESSAGE_RAM 28
- #define SLAVE_DISP_SS_CFG 29
- #define SLAVE_GPU_CFG 30
- #define SLAVE_BLSP_1 31
- #define SLAVE_BLSP_2 32
- #define SLAVE_TLMM_NORTH 33
- #define SLAVE_PCIE 34
- #define SLAVE_ETHERNET 35
- #define SLAVE_TLMM_EAST 36
- #define SLAVE_TCU 37
- #define SLAVE_PMIC_ARB 38
- #define SLAVE_SDCC_1 39
- #define SLAVE_SDCC_2 40
- #define SLAVE_TLMM_SOUTH 41
- #define SLAVE_USB_HS 42
- #define SLAVE_USB3 43
- #define SLAVE_CRYPTO_0_CFG 44
- #define SLAVE_PCNOC_SNOC 45
- #define MASTER_QDSS_BAM 0
- #define MASTER_BIMC_SNOC 1
- #define MASTER_PCNOC_SNOC 2
- #define MASTER_QDSS_ETR 3
- #define MASTER_EMAC 4
- #define MASTER_PCIE 5
- #define MASTER_USB3 6
- #define QDSS_INT 7
- #define SNOC_INT_0 8
- #define SNOC_INT_1 9
- #define SNOC_INT_2 10
- #define SLAVE_KPSS_AHB 11
- #define SLAVE_WCSS 12
- #define SLAVE_SNOC_BIMC_1 13
- #define SLAVE_IMEM 14
- #define SLAVE_SNOC_PCNOC 15
- #define SLAVE_QDSS_STM 16
- #define SLAVE_CATS_0 17
- #define SLAVE_CATS_1 18
- #define SLAVE_LPASS 19
- #endif
|