qcom,msm8939.h 2.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105
  1. /* SPDX-License-Identifier: GPL-2.0 */
  2. /*
  3. * Qualcomm interconnect IDs
  4. *
  5. * Copyright (c) 2020, Linaro Ltd.
  6. * Author: Jun Nie <[email protected]>
  7. */
  8. #ifndef __DT_BINDINGS_INTERCONNECT_QCOM_MSM8939_H
  9. #define __DT_BINDINGS_INTERCONNECT_QCOM_MSM8939_H
  10. #define BIMC_SNOC_SLV 0
  11. #define MASTER_QDSS_BAM 1
  12. #define MASTER_QDSS_ETR 2
  13. #define MASTER_SNOC_CFG 3
  14. #define PCNOC_SNOC_SLV 4
  15. #define SLAVE_APSS 5
  16. #define SLAVE_CATS_128 6
  17. #define SLAVE_OCMEM_64 7
  18. #define SLAVE_IMEM 8
  19. #define SLAVE_QDSS_STM 9
  20. #define SLAVE_SRVC_SNOC 10
  21. #define SNOC_BIMC_0_MAS 11
  22. #define SNOC_BIMC_1_MAS 12
  23. #define SNOC_BIMC_2_MAS 13
  24. #define SNOC_INT_0 14
  25. #define SNOC_INT_1 15
  26. #define SNOC_INT_BIMC 16
  27. #define SNOC_PCNOC_MAS 17
  28. #define SNOC_QDSS_INT 18
  29. #define MASTER_VIDEO_P0 0
  30. #define MASTER_JPEG 1
  31. #define MASTER_VFE 2
  32. #define MASTER_MDP_PORT0 3
  33. #define MASTER_MDP_PORT1 4
  34. #define MASTER_CPP 5
  35. #define SNOC_MM_INT_0 6
  36. #define SNOC_MM_INT_1 7
  37. #define SNOC_MM_INT_2 8
  38. #define BIMC_SNOC_MAS 0
  39. #define MASTER_AMPSS_M0 1
  40. #define MASTER_GRAPHICS_3D 2
  41. #define MASTER_TCU0 3
  42. #define SLAVE_AMPSS_L2 4
  43. #define SLAVE_EBI_CH0 5
  44. #define SNOC_BIMC_0_SLV 6
  45. #define SNOC_BIMC_1_SLV 7
  46. #define SNOC_BIMC_2_SLV 8
  47. #define MASTER_BLSP_1 0
  48. #define MASTER_DEHR 1
  49. #define MASTER_LPASS 2
  50. #define MASTER_CRYPTO_CORE0 3
  51. #define MASTER_SDCC_1 4
  52. #define MASTER_SDCC_2 5
  53. #define MASTER_SPDM 6
  54. #define MASTER_USB_HS1 7
  55. #define MASTER_USB_HS2 8
  56. #define PCNOC_INT_0 9
  57. #define PCNOC_INT_1 10
  58. #define PCNOC_MAS_0 11
  59. #define PCNOC_MAS_1 12
  60. #define PCNOC_SLV_0 13
  61. #define PCNOC_SLV_1 14
  62. #define PCNOC_SLV_2 15
  63. #define PCNOC_SLV_3 16
  64. #define PCNOC_SLV_4 17
  65. #define PCNOC_SLV_8 18
  66. #define PCNOC_SLV_9 19
  67. #define PCNOC_SNOC_MAS 20
  68. #define SLAVE_BIMC_CFG 21
  69. #define SLAVE_BLSP_1 22
  70. #define SLAVE_BOOT_ROM 23
  71. #define SLAVE_CAMERA_CFG 24
  72. #define SLAVE_CLK_CTL 25
  73. #define SLAVE_CRYPTO_0_CFG 26
  74. #define SLAVE_DEHR_CFG 27
  75. #define SLAVE_DISPLAY_CFG 28
  76. #define SLAVE_GRAPHICS_3D_CFG 29
  77. #define SLAVE_IMEM_CFG 30
  78. #define SLAVE_LPASS 31
  79. #define SLAVE_MPM 32
  80. #define SLAVE_MSG_RAM 33
  81. #define SLAVE_MSS 34
  82. #define SLAVE_PDM 35
  83. #define SLAVE_PMIC_ARB 36
  84. #define SLAVE_PCNOC_CFG 37
  85. #define SLAVE_PRNG 38
  86. #define SLAVE_QDSS_CFG 39
  87. #define SLAVE_RBCPR_CFG 40
  88. #define SLAVE_SDCC_1 41
  89. #define SLAVE_SDCC_2 42
  90. #define SLAVE_SECURITY 43
  91. #define SLAVE_SNOC_CFG 44
  92. #define SLAVE_SPDM 45
  93. #define SLAVE_TCSR 46
  94. #define SLAVE_TLMM 47
  95. #define SLAVE_USB_HS1 48
  96. #define SLAVE_USB_HS2 49
  97. #define SLAVE_VENUS_CFG 50
  98. #define SNOC_PCNOC_SLV 51
  99. #endif