qcom,cliffs.h 6.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179
  1. /* SPDX-License-Identifier: GPL-2.0-only */
  2. /*
  3. * Copyright (c) 2023, Qualcomm Innovation Center, Inc. All rights reserved.
  4. */
  5. #ifndef __DT_BINDINGS_INTERCONNECT_QCOM_CLIFFS_H
  6. #define __DT_BINDINGS_INTERCONNECT_QCOM_CLIFFS_H
  7. #define MASTER_GPU_TCU 0
  8. #define MASTER_SYS_TCU 1
  9. #define MASTER_APPSS_PROC 2
  10. #define MASTER_LLCC 3
  11. #define MASTER_QDSS_BAM 4
  12. #define MASTER_QSPI_0 5
  13. #define MASTER_QUP_0 6
  14. #define MASTER_QUP_1 7
  15. #define MASTER_A1NOC_SNOC 8
  16. #define MASTER_A2NOC_SNOC 9
  17. #define MASTER_APSS_NOC 10
  18. #define MASTER_CAMNOC_HF 11
  19. #define MASTER_CAMNOC_ICP 12
  20. #define MASTER_CAMNOC_SF 13
  21. #define MASTER_CNOC_SNOC 14
  22. #define MASTER_GEM_NOC_CNOC 15
  23. #define MASTER_GEM_NOC_PCIE_SNOC 16
  24. #define MASTER_GFX3D 17
  25. #define MASTER_LPASS_GEM_NOC 18
  26. #define MASTER_LPASS_LPINOC 19
  27. #define MASTER_LPIAON_NOC 20
  28. #define MASTER_MDP 21
  29. #define MASTER_MSS_PROC 22
  30. #define MASTER_MNOC_HF_MEM_NOC 23
  31. #define MASTER_MNOC_SF_MEM_NOC 24
  32. #define MASTER_COMPUTE_NOC 25
  33. #define MASTER_ANOC_PCIE_GEM_NOC 26
  34. #define MASTER_SNOC_SF_MEM_NOC 27
  35. #define MASTER_VIDEO 28
  36. #define MASTER_VIDEO_CV_PROC 29
  37. #define MASTER_VIDEO_PROC 30
  38. #define MASTER_VIDEO_V_PROC 31
  39. #define MASTER_CNOC_CFG 32
  40. #define MASTER_CNOC_MNOC_HF_CFG 33
  41. #define MASTER_PCIE_ANOC_CFG 34
  42. #define MASTER_CNOC_MNOC_SF_CFG 35
  43. #define MASTER_QUP_CORE_0 36
  44. #define MASTER_QUP_CORE_1 37
  45. #define MASTER_CRYPTO 38
  46. #define MASTER_IPA 39
  47. #define MASTER_LPASS_PROC 40
  48. #define MASTER_CDSP_PROC 41
  49. #define MASTER_WLAN_Q6 42
  50. #define MASTER_GIC 43
  51. #define MASTER_PCIE_0 44
  52. #define MASTER_QDSS_ETR 45
  53. #define MASTER_QDSS_ETR_1 46
  54. #define MASTER_SDCC_2 47
  55. #define MASTER_UFS_MEM 48
  56. #define MASTER_USB3_0 49
  57. #define SLAVE_EBI1 512
  58. #define SLAVE_AHB2PHY_SOUTH 513
  59. #define SLAVE_AHB2PHY_NORTH 514
  60. #define SLAVE_AOSS 515
  61. #define SLAVE_CAMERA_CFG 516
  62. #define SLAVE_CLK_CTL 517
  63. #define SLAVE_RBCPR_CX_CFG 518
  64. #define SLAVE_RBCPR_MMCX_CFG 519
  65. #define SLAVE_RBCPR_MXC_CFG 520
  66. #define SLAVE_CPR_NSPCX 521
  67. #define SLAVE_CRYPTO_0_CFG 522
  68. #define SLAVE_CX_RDPM 523
  69. #define SLAVE_DISPLAY_CFG 524
  70. #define SLAVE_GFX3D_CFG 525
  71. #define SLAVE_I3C_IBI0_CFG 526
  72. #define SLAVE_I3C_IBI1_CFG 527
  73. #define SLAVE_IMEM_CFG 528
  74. #define SLAVE_IPA_CFG 529
  75. #define SLAVE_IPC_ROUTER_CFG 530
  76. #define SLAVE_CNOC_MSS 531
  77. #define SLAVE_MX_2_RDPM 532
  78. #define SLAVE_MX_RDPM 533
  79. #define SLAVE_PCIE_0_CFG 534
  80. #define SLAVE_PCIE_RSCC 535
  81. #define SLAVE_PDM 536
  82. #define SLAVE_PRNG 537
  83. #define SLAVE_QDSS_CFG 538
  84. #define SLAVE_QSPI_0 539
  85. #define SLAVE_QUP_0 540
  86. #define SLAVE_QUP_1 541
  87. #define SLAVE_SDCC_2 542
  88. #define SLAVE_TCSR 543
  89. #define SLAVE_TLMM 544
  90. #define SLAVE_TME_CFG 545
  91. #define SLAVE_UFS_MEM_CFG 546
  92. #define SLAVE_USB3_0 547
  93. #define SLAVE_VENUS_CFG 548
  94. #define SLAVE_VSENSE_CTRL_CFG 549
  95. #define SLAVE_WLAN 550
  96. #define SLAVE_A1NOC_SNOC 551
  97. #define SLAVE_A2NOC_SNOC 552
  98. #define SLAVE_GEM_NOC_CNOC 553
  99. #define SLAVE_SNOC_GEM_NOC_SF 554
  100. #define SLAVE_LLCC 555
  101. #define SLAVE_LPASS_GEM_NOC 556
  102. #define SLAVE_LPIAON_NOC_LPASS_AG_NOC 557
  103. #define SLAVE_LPICX_NOC_LPIAON_NOC 558
  104. #define SLAVE_MNOC_HF_MEM_NOC 559
  105. #define SLAVE_MNOC_SF_MEM_NOC 560
  106. #define SLAVE_CDSP_MEM_NOC 561
  107. #define SLAVE_MEM_NOC_PCIE_SNOC 562
  108. #define SLAVE_ANOC_PCIE_GEM_NOC 563
  109. #define SLAVE_APPSS 564
  110. #define SLAVE_CNOC_CFG 565
  111. #define SLAVE_DDRSS_CFG 566
  112. #define SLAVE_CNOC_MNOC_HF_CFG 567
  113. #define SLAVE_CNOC_MNOC_SF_CFG 568
  114. #define SLAVE_NSP_QTB_CFG 569
  115. #define SLAVE_PCIE_ANOC_CFG 570
  116. #define SLAVE_WLAN_Q6_THROTTLE_CFG 571
  117. #define SLAVE_QUP_CORE_0 572
  118. #define SLAVE_QUP_CORE_1 573
  119. #define SLAVE_IMEM 574
  120. #define SLAVE_SERVICE_CNOC_CFG 575
  121. #define SLAVE_SERVICE_CNOC 576
  122. #define SLAVE_SERVICE_MNOC_HF 577
  123. #define SLAVE_SERVICE_MNOC_SF 578
  124. #define SLAVE_SERVICE_PCIE_ANOC 579
  125. #define SLAVE_PCIE_0 580
  126. #define SLAVE_QDSS_STM 581
  127. #define SLAVE_TCU 582
  128. #define MASTER_LLCC_DISP 1000
  129. #define MASTER_MDP_DISP 1001
  130. #define MASTER_MNOC_HF_MEM_NOC_DISP 1002
  131. #define MASTER_ANOC_PCIE_GEM_NOC_DISP 1003
  132. #define SLAVE_EBI1_DISP 1512
  133. #define SLAVE_LLCC_DISP 1513
  134. #define SLAVE_MNOC_HF_MEM_NOC_DISP 1514
  135. #define MASTER_LLCC_CAM_IFE_0 2000
  136. #define MASTER_CAMNOC_HF_CAM_IFE_0 2001
  137. #define MASTER_CAMNOC_ICP_CAM_IFE_0 2002
  138. #define MASTER_CAMNOC_SF_CAM_IFE_0 2003
  139. #define MASTER_MNOC_HF_MEM_NOC_CAM_IFE_0 2004
  140. #define MASTER_MNOC_SF_MEM_NOC_CAM_IFE_0 2005
  141. #define MASTER_ANOC_PCIE_GEM_NOC_CAM_IFE_0 2006
  142. #define SLAVE_EBI1_CAM_IFE_0 2512
  143. #define SLAVE_LLCC_CAM_IFE_0 2513
  144. #define SLAVE_MNOC_HF_MEM_NOC_CAM_IFE_0 2514
  145. #define SLAVE_MNOC_SF_MEM_NOC_CAM_IFE_0 2515
  146. #define MASTER_LLCC_CAM_IFE_1 3000
  147. #define MASTER_CAMNOC_HF_CAM_IFE_1 3001
  148. #define MASTER_CAMNOC_ICP_CAM_IFE_1 3002
  149. #define MASTER_CAMNOC_SF_CAM_IFE_1 3003
  150. #define MASTER_MNOC_HF_MEM_NOC_CAM_IFE_1 3004
  151. #define MASTER_MNOC_SF_MEM_NOC_CAM_IFE_1 3005
  152. #define MASTER_ANOC_PCIE_GEM_NOC_CAM_IFE_1 3006
  153. #define SLAVE_EBI1_CAM_IFE_1 3512
  154. #define SLAVE_LLCC_CAM_IFE_1 3513
  155. #define SLAVE_MNOC_HF_MEM_NOC_CAM_IFE_1 3514
  156. #define SLAVE_MNOC_SF_MEM_NOC_CAM_IFE_1 3515
  157. #define MASTER_LLCC_CAM_IFE_2 4000
  158. #define MASTER_CAMNOC_HF_CAM_IFE_2 4001
  159. #define MASTER_CAMNOC_ICP_CAM_IFE_2 4002
  160. #define MASTER_CAMNOC_SF_CAM_IFE_2 4003
  161. #define MASTER_MNOC_HF_MEM_NOC_CAM_IFE_2 4004
  162. #define MASTER_MNOC_SF_MEM_NOC_CAM_IFE_2 4005
  163. #define MASTER_ANOC_PCIE_GEM_NOC_CAM_IFE_2 4006
  164. #define SLAVE_EBI1_CAM_IFE_2 4512
  165. #define SLAVE_LLCC_CAM_IFE_2 4513
  166. #define SLAVE_MNOC_HF_MEM_NOC_CAM_IFE_2 4514
  167. #define SLAVE_MNOC_SF_MEM_NOC_CAM_IFE_2 4515
  168. #define MASTER_IPA_CORE_PCIE_CRM_HW_0 5000
  169. #define MASTER_LLCC_PCIE_CRM_HW_0 5001
  170. #define MASTER_ANOC_PCIE_GEM_NOC_PCIE_CRM_HW_0 5002
  171. #define MASTER_PCIE_0_PCIE_CRM_HW_0 5003
  172. #define SLAVE_EBI1_PCIE_CRM_HW_0 5512
  173. #define SLAVE_IPA_CORE_PCIE_CRM_HW_0 5513
  174. #define SLAVE_LLCC_PCIE_CRM_HW_0 5514
  175. #define SLAVE_ANOC_PCIE_GEM_NOC_PCIE_CRM_HW_0 5515
  176. #endif