qcom,spmi-adc5-gen3-pmxr2230.h 2.3 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748
  1. /* SPDX-License-Identifier: GPL-2.0-only */
  2. /*
  3. * Copyright (c) 2022, Qualcomm Innovation Center, Inc. All rights reserved.
  4. */
  5. #ifndef _DT_BINDINGS_QCOM_SPMI_VADC_PMXR2230_H
  6. #define _DT_BINDINGS_QCOM_SPMI_VADC_PMXR2230_H
  7. #ifndef PMXR2230_SID
  8. #define PMXR2230_SID 1
  9. #endif
  10. /* ADC channels for PMXR2230_ADC for PMIC5 Gen3 */
  11. #define PMXR2230_ADC5_GEN3_OFFSET_REF (PMXR2230_SID << 8 | 0x00)
  12. #define PMXR2230_ADC5_GEN3_1P25VREF (PMXR2230_SID << 8 | 0x01)
  13. #define PMXR2230_ADC5_GEN3_VREF_VADC (PMXR2230_SID << 8 | 0x02)
  14. #define PMXR2230_ADC5_GEN3_DIE_TEMP (PMXR2230_SID << 8 | 0x03)
  15. #define PMXR2230_ADC5_GEN3_AMUX_THM1 (PMXR2230_SID << 8 | 0x04)
  16. #define PMXR2230_ADC5_GEN3_AMUX_THM2 (PMXR2230_SID << 8 | 0x05)
  17. #define PMXR2230_ADC5_GEN3_AMUX_THM3 (PMXR2230_SID << 8 | 0x06)
  18. #define PMXR2230_ADC5_GEN3_AMUX_THM4 (PMXR2230_SID << 8 | 0x07)
  19. #define PMXR2230_ADC5_GEN3_AMUX_THM5 (PMXR2230_SID << 8 | 0x08)
  20. #define PMXR2230_ADC5_GEN3_AMUX_THM6_GPIO2 (PMXR2230_SID << 8 | 0x09)
  21. #define PMXR2230_ADC5_GEN3_AMUX1_GPIO3 (PMXR2230_SID << 8 | 0x0a)
  22. #define PMXR2230_ADC5_GEN3_AMUX2_GPIO4 (PMXR2230_SID << 8 | 0x0b)
  23. #define PMXR2230_ADC5_GEN3_AMUX3_GPIO7 (PMXR2230_SID << 8 | 0x0c)
  24. #define PMXR2230_ADC5_GEN3_AMUX4_GPIO10 (PMXR2230_SID << 8 | 0x0d)
  25. /* 100k pull-up */
  26. #define PMXR2230_ADC5_GEN3_AMUX_THM1_100K_PU (PMXR2230_SID << 8 | 0x44)
  27. #define PMXR2230_ADC5_GEN3_AMUX_THM2_100K_PU (PMXR2230_SID << 8 | 0x45)
  28. #define PMXR2230_ADC5_GEN3_AMUX_THM3_100K_PU (PMXR2230_SID << 8 | 0x46)
  29. #define PMXR2230_ADC5_GEN3_AMUX_THM4_100K_PU (PMXR2230_SID << 8 | 0x47)
  30. #define PMXR2230_ADC5_GEN3_AMUX_THM5_100K_PU (PMXR2230_SID << 8 | 0x48)
  31. #define PMXR2230_ADC5_GEN3_AMUX_THM6_GPIO2_100K_PU (PMXR2230_SID << 8 | 0x49)
  32. #define PMXR2230_ADC5_GEN3_AMUX1_GPIO3_100K_PU (PMXR2230_SID << 8 | 0x4a)
  33. #define PMXR2230_ADC5_GEN3_AMUX2_GPIO4_100K_PU (PMXR2230_SID << 8 | 0x4b)
  34. #define PMXR2230_ADC5_GEN3_AMUX3_GPIO7_100K_PU (PMXR2230_SID << 8 | 0x4c)
  35. #define PMXR2230_ADC5_GEN3_AMUX4_GPIO10_100K_PU (PMXR2230_SID << 8 | 0x4d)
  36. /* 1/3 Divider */
  37. #define PMXR2230_ADC5_GEN3_AMUX3_GPIO7_DIV3 (PMXR2230_SID << 8 | 0x8c)
  38. #define PMXR2230_ADC5_GEN3_AMUX4_GPIO10_DIV3 (PMXR2230_SID << 8 | 0x8d)
  39. #define PMXR2230_ADC5_GEN3_VPH_PWR (PMXR2230_SID << 8 | 0x8e)
  40. #endif /* _DT_BINDINGS_QCOM_SPMI_VADC_PMXR2230_H */