toshiba,tmpv770x.h 5.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181
  1. /* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
  2. #ifndef _DT_BINDINGS_CLOCK_TOSHIBA_TMPV770X_H_
  3. #define _DT_BINDINGS_CLOCK_TOSHIBA_TMPV770X_H_
  4. /* PLL */
  5. #define TMPV770X_PLL_PIPLL0 0
  6. #define TMPV770X_PLL_PIPLL1 1
  7. #define TMPV770X_PLL_PIDNNPLL 2
  8. #define TMPV770X_PLL_PIETHERPLL 3
  9. #define TMPV770X_PLL_PIDDRCPLL 4
  10. #define TMPV770X_PLL_PIVOIFPLL 5
  11. #define TMPV770X_PLL_PIIMGERPLL 6
  12. #define TMPV770X_NR_PLL 7
  13. /* Clocks */
  14. #define TMPV770X_CLK_PIPLL1_DIV1 0
  15. #define TMPV770X_CLK_PIPLL1_DIV2 1
  16. #define TMPV770X_CLK_PIPLL1_DIV4 2
  17. #define TMPV770X_CLK_PIDNNPLL_DIV1 3
  18. #define TMPV770X_CLK_DDRC_PHY_PLL0 4
  19. #define TMPV770X_CLK_DDRC_PHY_PLL1 5
  20. #define TMPV770X_CLK_D_PHYPLL 6
  21. #define TMPV770X_CLK_PHY_PCIEPLL 7
  22. #define TMPV770X_CLK_CA53CL0 8
  23. #define TMPV770X_CLK_CA53CL1 9
  24. #define TMPV770X_CLK_PISDMAC 10
  25. #define TMPV770X_CLK_PIPDMAC0 11
  26. #define TMPV770X_CLK_PIPDMAC1 12
  27. #define TMPV770X_CLK_PIWRAM 13
  28. #define TMPV770X_CLK_DDRC0 14
  29. #define TMPV770X_CLK_DDRC0_SCLK 15
  30. #define TMPV770X_CLK_DDRC0_NCLK 16
  31. #define TMPV770X_CLK_DDRC0_MCLK 17
  32. #define TMPV770X_CLK_DDRC0_APBCLK 18
  33. #define TMPV770X_CLK_DDRC1 19
  34. #define TMPV770X_CLK_DDRC1_SCLK 20
  35. #define TMPV770X_CLK_DDRC1_NCLK 21
  36. #define TMPV770X_CLK_DDRC1_MCLK 22
  37. #define TMPV770X_CLK_DDRC1_APBCLK 23
  38. #define TMPV770X_CLK_HOX 24
  39. #define TMPV770X_CLK_PCIE_MSTR 25
  40. #define TMPV770X_CLK_PCIE_AUX 26
  41. #define TMPV770X_CLK_PIINTC 27
  42. #define TMPV770X_CLK_PIETHER_BUS 28
  43. #define TMPV770X_CLK_PISPI0 29
  44. #define TMPV770X_CLK_PISPI1 30
  45. #define TMPV770X_CLK_PISPI2 31
  46. #define TMPV770X_CLK_PISPI3 32
  47. #define TMPV770X_CLK_PISPI4 33
  48. #define TMPV770X_CLK_PISPI5 34
  49. #define TMPV770X_CLK_PISPI6 35
  50. #define TMPV770X_CLK_PIUART0 36
  51. #define TMPV770X_CLK_PIUART1 37
  52. #define TMPV770X_CLK_PIUART2 38
  53. #define TMPV770X_CLK_PIUART3 39
  54. #define TMPV770X_CLK_PII2C0 40
  55. #define TMPV770X_CLK_PII2C1 41
  56. #define TMPV770X_CLK_PII2C2 42
  57. #define TMPV770X_CLK_PII2C3 43
  58. #define TMPV770X_CLK_PII2C4 44
  59. #define TMPV770X_CLK_PII2C5 45
  60. #define TMPV770X_CLK_PII2C6 46
  61. #define TMPV770X_CLK_PII2C7 47
  62. #define TMPV770X_CLK_PII2C8 48
  63. #define TMPV770X_CLK_PIGPIO 49
  64. #define TMPV770X_CLK_PIPGM 50
  65. #define TMPV770X_CLK_PIPCMIF 51
  66. #define TMPV770X_CLK_PIPCMIF_AUDIO_O 52
  67. #define TMPV770X_CLK_PIPCMIF_AUDIO_I 53
  68. #define TMPV770X_CLK_PICMPT0 54
  69. #define TMPV770X_CLK_PICMPT1 55
  70. #define TMPV770X_CLK_PITSC 56
  71. #define TMPV770X_CLK_PIUWDT 57
  72. #define TMPV770X_CLK_PISWDT 58
  73. #define TMPV770X_CLK_WDTCLK 59
  74. #define TMPV770X_CLK_PISUBUS_150M 60
  75. #define TMPV770X_CLK_PISUBUS_300M 61
  76. #define TMPV770X_CLK_PIPMU 62
  77. #define TMPV770X_CLK_PIGPMU 63
  78. #define TMPV770X_CLK_PITMU 64
  79. #define TMPV770X_CLK_WRCK 65
  80. #define TMPV770X_CLK_PIEMM 66
  81. #define TMPV770X_CLK_PIMISC 67
  82. #define TMPV770X_CLK_PIGCOMM 68
  83. #define TMPV770X_CLK_PIDCOMM 69
  84. #define TMPV770X_CLK_PICKMON 70
  85. #define TMPV770X_CLK_PIMBUS 71
  86. #define TMPV770X_CLK_SBUSCLK 72
  87. #define TMPV770X_CLK_DDR0_APBCLKCLK 73
  88. #define TMPV770X_CLK_DDR1_APBCLKCLK 74
  89. #define TMPV770X_CLK_DSP0_PBCLK 75
  90. #define TMPV770X_CLK_DSP1_PBCLK 76
  91. #define TMPV770X_CLK_DSP2_PBCLK 77
  92. #define TMPV770X_CLK_DSP3_PBCLK 78
  93. #define TMPV770X_CLK_DSVIIF0_APBCLK 79
  94. #define TMPV770X_CLK_VIIF0_APBCLK 80
  95. #define TMPV770X_CLK_VIIF0_CFGCLK 81
  96. #define TMPV770X_CLK_VIIF1_APBCLK 82
  97. #define TMPV770X_CLK_VIIF1_CFGCLK 83
  98. #define TMPV770X_CLK_VIIF2_APBCLK 84
  99. #define TMPV770X_CLK_VIIF2_CFGCLK 85
  100. #define TMPV770X_CLK_VIIF3_APBCLK 86
  101. #define TMPV770X_CLK_VIIF3_CFGCLK 87
  102. #define TMPV770X_CLK_VIIF4_APBCLK 88
  103. #define TMPV770X_CLK_VIIF4_CFGCLK 89
  104. #define TMPV770X_CLK_VIIF5_APBCLK 90
  105. #define TMPV770X_CLK_VIIF5_CFGCLK 91
  106. #define TMPV770X_CLK_VOIF_SBUSCLK 92
  107. #define TMPV770X_CLK_VOIF_PROCCLK 93
  108. #define TMPV770X_CLK_VOIF_DPHYCFGCLK 94
  109. #define TMPV770X_CLK_DNN0 95
  110. #define TMPV770X_CLK_STMAT 96
  111. #define TMPV770X_CLK_HWA0 97
  112. #define TMPV770X_CLK_AFFINE0 98
  113. #define TMPV770X_CLK_HAMAT 99
  114. #define TMPV770X_CLK_SMLDB 100
  115. #define TMPV770X_CLK_HWA0_ASYNC 101
  116. #define TMPV770X_CLK_HWA2 102
  117. #define TMPV770X_CLK_FLMAT 103
  118. #define TMPV770X_CLK_PYRAMID 104
  119. #define TMPV770X_CLK_HWA2_ASYNC 105
  120. #define TMPV770X_CLK_DSP0 106
  121. #define TMPV770X_CLK_VIIFBS0 107
  122. #define TMPV770X_CLK_VIIFBS0_L2ISP 108
  123. #define TMPV770X_CLK_VIIFBS0_L1ISP 109
  124. #define TMPV770X_CLK_VIIFBS0_PROC 110
  125. #define TMPV770X_CLK_VIIFBS1 111
  126. #define TMPV770X_CLK_VIIFBS2 112
  127. #define TMPV770X_CLK_VIIFOP_MBUS 113
  128. #define TMPV770X_CLK_VIIFOP0_PROC 114
  129. #define TMPV770X_CLK_PIETHER_2P5M 115
  130. #define TMPV770X_CLK_PIETHER_25M 116
  131. #define TMPV770X_CLK_PIETHER_50M 117
  132. #define TMPV770X_CLK_PIETHER_125M 118
  133. #define TMPV770X_CLK_VOIF0_DPHYCFG 119
  134. #define TMPV770X_CLK_VOIF0_PROC 120
  135. #define TMPV770X_CLK_VOIF0_SBUS 121
  136. #define TMPV770X_CLK_VOIF0_DSIREF 122
  137. #define TMPV770X_CLK_VOIF0_PIXEL 123
  138. #define TMPV770X_CLK_PIREFCLK 124
  139. #define TMPV770X_CLK_SBUS 125
  140. #define TMPV770X_CLK_BUSLCK 126
  141. #define TMPV770X_NR_CLK 127
  142. /* Reset */
  143. #define TMPV770X_RESET_PIETHER_2P5M 0
  144. #define TMPV770X_RESET_PIETHER_25M 1
  145. #define TMPV770X_RESET_PIETHER_50M 2
  146. #define TMPV770X_RESET_PIETHER_125M 3
  147. #define TMPV770X_RESET_HOX 4
  148. #define TMPV770X_RESET_PCIE_MSTR 5
  149. #define TMPV770X_RESET_PCIE_AUX 6
  150. #define TMPV770X_RESET_PIINTC 7
  151. #define TMPV770X_RESET_PIETHER_BUS 8
  152. #define TMPV770X_RESET_PISPI0 9
  153. #define TMPV770X_RESET_PISPI1 10
  154. #define TMPV770X_RESET_PISPI2 11
  155. #define TMPV770X_RESET_PISPI3 12
  156. #define TMPV770X_RESET_PISPI4 13
  157. #define TMPV770X_RESET_PISPI5 14
  158. #define TMPV770X_RESET_PISPI6 15
  159. #define TMPV770X_RESET_PIUART0 16
  160. #define TMPV770X_RESET_PIUART1 17
  161. #define TMPV770X_RESET_PIUART2 18
  162. #define TMPV770X_RESET_PIUART3 19
  163. #define TMPV770X_RESET_PII2C0 20
  164. #define TMPV770X_RESET_PII2C1 21
  165. #define TMPV770X_RESET_PII2C2 22
  166. #define TMPV770X_RESET_PII2C3 23
  167. #define TMPV770X_RESET_PII2C4 24
  168. #define TMPV770X_RESET_PII2C5 25
  169. #define TMPV770X_RESET_PII2C6 26
  170. #define TMPV770X_RESET_PII2C7 27
  171. #define TMPV770X_RESET_PII2C8 28
  172. #define TMPV770X_RESET_PIPCMIF 29
  173. #define TMPV770X_RESET_PICKMON 30
  174. #define TMPV770X_RESET_SBUSCLK 31
  175. #define TMPV770X_NR_RESET 32
  176. #endif /*_DT_BINDINGS_CLOCK_TOSHIBA_TMPV770X_H_ */