1234567891011121314151617181920212223242526272829303132333435363738394041424344 |
- /* SPDX-License-Identifier: GPL-2.0-only */
- /*
- * Copyright (c) 2022, 2024, Qualcomm Innovation Center, Inc. All rights reserved.
- */
- #ifndef _DT_BINDINGS_CLK_QCOM_VIDEO_CC_PINEAPPLE_H
- #define _DT_BINDINGS_CLK_QCOM_VIDEO_CC_PINEAPPLE_H
- /* VIDEO_CC clocks */
- #define VIDEO_CC_AHB_CLK 0
- #define VIDEO_CC_AHB_CLK_SRC 1
- #define VIDEO_CC_MVS0_CLK 2
- #define VIDEO_CC_MVS0_CLK_SRC 3
- #define VIDEO_CC_MVS0_DIV_CLK_SRC 4
- #define VIDEO_CC_MVS0_SHIFT_CLK 5
- #define VIDEO_CC_MVS0C_CLK 6
- #define VIDEO_CC_MVS0C_DIV2_DIV_CLK_SRC 7
- #define VIDEO_CC_MVS0C_SHIFT_CLK 8
- #define VIDEO_CC_MVS1_CLK 9
- #define VIDEO_CC_MVS1_CLK_SRC 10
- #define VIDEO_CC_MVS1_DIV_CLK_SRC 11
- #define VIDEO_CC_MVS1_SHIFT_CLK 12
- #define VIDEO_CC_MVS1C_CLK 13
- #define VIDEO_CC_MVS1C_DIV2_DIV_CLK_SRC 14
- #define VIDEO_CC_MVS1C_SHIFT_CLK 15
- #define VIDEO_CC_PLL0 16
- #define VIDEO_CC_PLL1 17
- #define VIDEO_CC_SLEEP_CLK 18
- #define VIDEO_CC_SLEEP_CLK_SRC 19
- #define VIDEO_CC_XO_CLK 20
- #define VIDEO_CC_XO_CLK_SRC 21
- /* VIDEO_CC resets */
- #define VCODEC_VIDEO_CC_INTERFACE_BCR 0
- #define VCODEC_VIDEO_CC_MVS0_BCR 1
- #define VIDEO_CC_MVS0C_CLK_ARES 2
- #define VCODEC_VIDEO_CC_MVS0C_BCR 3
- #define VCODEC_VIDEO_CC_MVS1_BCR 4
- #define VIDEO_CC_MVS1C_CLK_ARES 5
- #define VCODEC_VIDEO_CC_MVS1C_BCR 6
- #define VIDEO_CC_XO_CLK_ARES 7
- #define VIDEO_CC_MVS0_CLK_ARES 8
- #endif
|