qcom,gpucc-sm8250.h 882 B

12345678910111213141516171819202122232425262728293031323334
  1. /* SPDX-License-Identifier: GPL-2.0 */
  2. /*
  3. * Copyright (c) 2017-2020, The Linux Foundation. All rights reserved.
  4. */
  5. #ifndef _DT_BINDINGS_CLK_QCOM_GPU_CC_SM8250_H
  6. #define _DT_BINDINGS_CLK_QCOM_GPU_CC_SM8250_H
  7. /* GPU_CC clock registers */
  8. #define GPU_CC_AHB_CLK 0
  9. #define GPU_CC_CRC_AHB_CLK 1
  10. #define GPU_CC_CX_APB_CLK 2
  11. #define GPU_CC_CX_GMU_CLK 3
  12. #define GPU_CC_CX_SNOC_DVM_CLK 4
  13. #define GPU_CC_CXO_AON_CLK 5
  14. #define GPU_CC_CXO_CLK 6
  15. #define GPU_CC_GMU_CLK_SRC 7
  16. #define GPU_CC_GX_GMU_CLK 8
  17. #define GPU_CC_PLL1 9
  18. #define GPU_CC_HLOS1_VOTE_GPU_SMMU_CLK 10
  19. /* GPU_CC Resets */
  20. #define GPUCC_GPU_CC_ACD_BCR 0
  21. #define GPUCC_GPU_CC_CX_BCR 1
  22. #define GPUCC_GPU_CC_GFX3D_AON_BCR 2
  23. #define GPUCC_GPU_CC_GMU_BCR 3
  24. #define GPUCC_GPU_CC_GX_BCR 4
  25. #define GPUCC_GPU_CC_XO_BCR 5
  26. /* GPU_CC GDSCRs */
  27. #define GPU_CX_GDSC 0
  28. #define GPU_GX_GDSC 1
  29. #endif