qcom,gpucc-anorak.h 1.5 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748
  1. /* SPDX-License-Identifier: GPL-2.0-only */
  2. /*
  3. * Copyright (c) 2022-2024, Qualcomm Innovation Center, Inc. All rights reserved.
  4. */
  5. #ifndef _DT_BINDINGS_CLK_QCOM_GPU_CC_ANORAK_H
  6. #define _DT_BINDINGS_CLK_QCOM_GPU_CC_ANORAK_H
  7. /* GPU_CC clocks */
  8. #define GPU_CC_PLL0 0
  9. #define GPU_CC_PLL1 1
  10. #define GPU_CC_AHB_CLK 2
  11. #define GPU_CC_CB_CLK 3
  12. #define GPU_CC_CRC_AHB_CLK 4
  13. #define GPU_CC_CX_FF_CLK 5
  14. #define GPU_CC_CX_GMU_CLK 6
  15. #define GPU_CC_CXO_AON_CLK 7
  16. #define GPU_CC_CXO_CLK 8
  17. #define GPU_CC_DEMET_CLK 9
  18. #define GPU_CC_DEMET_DIV_CLK_SRC 10
  19. #define GPU_CC_FF_CLK_SRC 11
  20. #define GPU_CC_FREQ_MEASURE_CLK 12
  21. #define GPU_CC_GMU_CLK_SRC 13
  22. #define GPU_CC_HLOS1_VOTE_GPU_SMMU_CLK 14
  23. #define GPU_CC_HUB_AON_CLK 15
  24. #define GPU_CC_HUB_CLK_SRC 16
  25. #define GPU_CC_HUB_CX_INT_CLK 17
  26. #define GPU_CC_MEMNOC_GFX_CLK 18
  27. #define GPU_CC_MND1X_0_GFX3D_CLK 19
  28. #define GPU_CC_MND1X_1_GFX3D_CLK 20
  29. #define GPU_CC_SLEEP_CLK 21
  30. #define GPU_CC_XO_CLK_SRC 22
  31. #define GPU_CC_XO_DIV_CLK_SRC 23
  32. /* GPU_CC resets */
  33. #define GPUCC_GPU_CC_ACD_BCR 0
  34. #define GPUCC_GPU_CC_CB_BCR 1
  35. #define GPUCC_GPU_CC_CX_BCR 2
  36. #define GPUCC_GPU_CC_FAST_HUB_BCR 3
  37. #define GPUCC_GPU_CC_FF_BCR 4
  38. #define GPUCC_GPU_CC_GFX3D_AON_BCR 5
  39. #define GPUCC_GPU_CC_GMU_BCR 6
  40. #define GPUCC_GPU_CC_GX_BCR 7
  41. #define GPUCC_GPU_CC_RBCPR_BCR 8
  42. #define GPUCC_GPU_CC_XO_BCR 9
  43. #define GPUCC_GPU_CC_FREQUENCY_LIMITER_IRQ_CLEAR 10
  44. #endif