123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081 |
- /* SPDX-License-Identifier: GPL-2.0-only */
- /*
- * Copyright (c) 2023, Qualcomm Innovation Center, Inc. All rights reserved.
- */
- #ifndef _DT_BINDINGS_CLK_QCOM_CAM_CC_SM6150_H
- #define _DT_BINDINGS_CLK_QCOM_CAM_CC_SM6150_H
- /* CAM_CC clocks */
- #define CAM_CC_PLL0 0
- #define CAM_CC_PLL1 1
- #define CAM_CC_PLL2 2
- #define CAM_CC_PLL2_OUT_AUX2 3
- #define CAM_CC_PLL3 4
- #define CAM_CC_BPS_AHB_CLK 5
- #define CAM_CC_BPS_AREG_CLK 6
- #define CAM_CC_BPS_AXI_CLK 7
- #define CAM_CC_BPS_CLK 8
- #define CAM_CC_BPS_CLK_SRC 9
- #define CAM_CC_CAMNOC_ATB_CLK 10
- #define CAM_CC_CAMNOC_AXI_CLK 11
- #define CAM_CC_CCI_CLK 12
- #define CAM_CC_CCI_CLK_SRC 13
- #define CAM_CC_CORE_AHB_CLK 14
- #define CAM_CC_CPAS_AHB_CLK 15
- #define CAM_CC_CPHY_RX_CLK_SRC 16
- #define CAM_CC_CSI0PHYTIMER_CLK 17
- #define CAM_CC_CSI0PHYTIMER_CLK_SRC 18
- #define CAM_CC_CSI1PHYTIMER_CLK 19
- #define CAM_CC_CSI1PHYTIMER_CLK_SRC 20
- #define CAM_CC_CSI2PHYTIMER_CLK 21
- #define CAM_CC_CSI2PHYTIMER_CLK_SRC 22
- #define CAM_CC_CSIPHY0_CLK 23
- #define CAM_CC_CSIPHY1_CLK 24
- #define CAM_CC_CSIPHY2_CLK 25
- #define CAM_CC_FAST_AHB_CLK_SRC 26
- #define CAM_CC_ICP_ATB_CLK 27
- #define CAM_CC_ICP_CLK 28
- #define CAM_CC_ICP_CLK_SRC 29
- #define CAM_CC_ICP_CTI_CLK 30
- #define CAM_CC_IFE_0_AXI_CLK 31
- #define CAM_CC_IFE_0_CLK 32
- #define CAM_CC_IFE_0_CLK_SRC 33
- #define CAM_CC_IFE_0_CPHY_RX_CLK 34
- #define CAM_CC_IFE_0_CSID_CLK 35
- #define CAM_CC_IFE_0_CSID_CLK_SRC 36
- #define CAM_CC_IFE_0_DSP_CLK 37
- #define CAM_CC_IFE_1_AXI_CLK 38
- #define CAM_CC_IFE_1_CLK 39
- #define CAM_CC_IFE_1_CLK_SRC 40
- #define CAM_CC_IFE_1_CPHY_RX_CLK 41
- #define CAM_CC_IFE_1_CSID_CLK 42
- #define CAM_CC_IFE_1_CSID_CLK_SRC 43
- #define CAM_CC_IFE_1_DSP_CLK 44
- #define CAM_CC_IFE_LITE_CLK 45
- #define CAM_CC_IFE_LITE_CLK_SRC 46
- #define CAM_CC_IFE_LITE_CPHY_RX_CLK 47
- #define CAM_CC_IFE_LITE_CSID_CLK 48
- #define CAM_CC_IFE_LITE_CSID_CLK_SRC 49
- #define CAM_CC_IPE_0_AHB_CLK 50
- #define CAM_CC_IPE_0_AREG_CLK 51
- #define CAM_CC_IPE_0_AXI_CLK 52
- #define CAM_CC_IPE_0_CLK 53
- #define CAM_CC_IPE_0_CLK_SRC 54
- #define CAM_CC_JPEG_CLK 55
- #define CAM_CC_JPEG_CLK_SRC 56
- #define CAM_CC_LRME_CLK 57
- #define CAM_CC_LRME_CLK_SRC 58
- #define CAM_CC_MCLK0_CLK 59
- #define CAM_CC_MCLK0_CLK_SRC 60
- #define CAM_CC_MCLK1_CLK 61
- #define CAM_CC_MCLK1_CLK_SRC 62
- #define CAM_CC_MCLK2_CLK 63
- #define CAM_CC_MCLK2_CLK_SRC 64
- #define CAM_CC_MCLK3_CLK 65
- #define CAM_CC_MCLK3_CLK_SRC 66
- #define CAM_CC_SLOW_AHB_CLK_SRC 67
- #define CAM_CC_SOC_AHB_CLK 68
- #define CAM_CC_SYS_TMR_CLK 69
- #endif
|