imx1-clock.h 906 B

123456789101112131415161718192021222324252627282930313233343536
  1. /* SPDX-License-Identifier: GPL-2.0-only */
  2. /*
  3. * Copyright (C) 2014 Alexander Shiyan <[email protected]>
  4. */
  5. #ifndef __DT_BINDINGS_CLOCK_IMX1_H
  6. #define __DT_BINDINGS_CLOCK_IMX1_H
  7. #define IMX1_CLK_DUMMY 0
  8. #define IMX1_CLK_CLK32 1
  9. #define IMX1_CLK_CLK16M_EXT 2
  10. #define IMX1_CLK_CLK16M 3
  11. #define IMX1_CLK_CLK32_PREMULT 4
  12. #define IMX1_CLK_PREM 5
  13. #define IMX1_CLK_MPLL 6
  14. #define IMX1_CLK_MPLL_GATE 7
  15. #define IMX1_CLK_SPLL 8
  16. #define IMX1_CLK_SPLL_GATE 9
  17. #define IMX1_CLK_MCU 10
  18. #define IMX1_CLK_FCLK 11
  19. #define IMX1_CLK_HCLK 12
  20. #define IMX1_CLK_CLK48M 13
  21. #define IMX1_CLK_PER1 14
  22. #define IMX1_CLK_PER2 15
  23. #define IMX1_CLK_PER3 16
  24. #define IMX1_CLK_CLKO 17
  25. #define IMX1_CLK_UART3_GATE 18
  26. #define IMX1_CLK_SSI2_GATE 19
  27. #define IMX1_CLK_BROM_GATE 20
  28. #define IMX1_CLK_DMA_GATE 21
  29. #define IMX1_CLK_CSI_GATE 22
  30. #define IMX1_CLK_MMA_GATE 23
  31. #define IMX1_CLK_USBD_GATE 24
  32. #define IMX1_CLK_MAX 25
  33. #endif