| 12345678910111213141516171819202122232425262728293031 |
- /* SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) */
- /*
- * Copyright (c) 2016 BayLibre, SAS
- * Author: Neil Armstrong <[email protected]>
- *
- * Copyright (c) 2018 Amlogic, inc.
- * Author: Qiufang Dai <[email protected]>
- */
- #ifndef DT_BINDINGS_CLOCK_AMLOGIC_MESON_AXG_AOCLK
- #define DT_BINDINGS_CLOCK_AMLOGIC_MESON_AXG_AOCLK
- #define CLKID_AO_REMOTE 0
- #define CLKID_AO_I2C_MASTER 1
- #define CLKID_AO_I2C_SLAVE 2
- #define CLKID_AO_UART1 3
- #define CLKID_AO_UART2 4
- #define CLKID_AO_IR_BLASTER 5
- #define CLKID_AO_SAR_ADC 6
- #define CLKID_AO_CLK81 7
- #define CLKID_AO_SAR_ADC_SEL 8
- #define CLKID_AO_SAR_ADC_DIV 9
- #define CLKID_AO_SAR_ADC_CLK 10
- #define CLKID_AO_CTS_OSCIN 11
- #define CLKID_AO_32K_PRE 12
- #define CLKID_AO_32K_DIV 13
- #define CLKID_AO_32K_SEL 14
- #define CLKID_AO_32K 15
- #define CLKID_AO_CTS_RTC_OSCIN 16
- #endif
|
