ehci-orion.c 8.9 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * drivers/usb/host/ehci-orion.c
  4. *
  5. * Tzachi Perelstein <[email protected]>
  6. */
  7. #include <linux/kernel.h>
  8. #include <linux/module.h>
  9. #include <linux/platform_device.h>
  10. #include <linux/mbus.h>
  11. #include <linux/clk.h>
  12. #include <linux/platform_data/usb-ehci-orion.h>
  13. #include <linux/of.h>
  14. #include <linux/phy/phy.h>
  15. #include <linux/of_device.h>
  16. #include <linux/of_irq.h>
  17. #include <linux/usb.h>
  18. #include <linux/usb/hcd.h>
  19. #include <linux/io.h>
  20. #include <linux/dma-mapping.h>
  21. #include "ehci.h"
  22. #define rdl(off) readl_relaxed(hcd->regs + (off))
  23. #define wrl(off, val) writel_relaxed((val), hcd->regs + (off))
  24. #define USB_CMD 0x140
  25. #define USB_CMD_RUN BIT(0)
  26. #define USB_CMD_RESET BIT(1)
  27. #define USB_MODE 0x1a8
  28. #define USB_MODE_MASK GENMASK(1, 0)
  29. #define USB_MODE_DEVICE 0x2
  30. #define USB_MODE_HOST 0x3
  31. #define USB_MODE_SDIS BIT(4)
  32. #define USB_CAUSE 0x310
  33. #define USB_MASK 0x314
  34. #define USB_WINDOW_CTRL(i) (0x320 + ((i) << 4))
  35. #define USB_WINDOW_BASE(i) (0x324 + ((i) << 4))
  36. #define USB_IPG 0x360
  37. #define USB_PHY_PWR_CTRL 0x400
  38. #define USB_PHY_TX_CTRL 0x420
  39. #define USB_PHY_RX_CTRL 0x430
  40. #define USB_PHY_IVREF_CTRL 0x440
  41. #define USB_PHY_TST_GRP_CTRL 0x450
  42. #define USB_SBUSCFG 0x90
  43. /* BAWR = BARD = 3 : Align read/write bursts packets larger than 128 bytes */
  44. #define USB_SBUSCFG_BAWR_ALIGN_128B (0x3 << 6)
  45. #define USB_SBUSCFG_BARD_ALIGN_128B (0x3 << 3)
  46. /* AHBBRST = 3 : Align AHB Burst to INCR16 (64 bytes) */
  47. #define USB_SBUSCFG_AHBBRST_INCR16 (0x3 << 0)
  48. #define USB_SBUSCFG_DEF_VAL (USB_SBUSCFG_BAWR_ALIGN_128B \
  49. | USB_SBUSCFG_BARD_ALIGN_128B \
  50. | USB_SBUSCFG_AHBBRST_INCR16)
  51. #define DRIVER_DESC "EHCI orion driver"
  52. #define hcd_to_orion_priv(h) ((struct orion_ehci_hcd *)hcd_to_ehci(h)->priv)
  53. struct orion_ehci_hcd {
  54. struct clk *clk;
  55. struct phy *phy;
  56. };
  57. static struct hc_driver __read_mostly ehci_orion_hc_driver;
  58. /*
  59. * Implement Orion USB controller specification guidelines
  60. */
  61. static void orion_usb_phy_v1_setup(struct usb_hcd *hcd)
  62. {
  63. /* The below GLs are according to the Orion Errata document */
  64. /*
  65. * Clear interrupt cause and mask
  66. */
  67. wrl(USB_CAUSE, 0);
  68. wrl(USB_MASK, 0);
  69. /*
  70. * Reset controller
  71. */
  72. wrl(USB_CMD, rdl(USB_CMD) | USB_CMD_RESET);
  73. while (rdl(USB_CMD) & USB_CMD_RESET);
  74. /*
  75. * GL# USB-10: Set IPG for non start of frame packets
  76. * Bits[14:8]=0xc
  77. */
  78. wrl(USB_IPG, (rdl(USB_IPG) & ~0x7f00) | 0xc00);
  79. /*
  80. * GL# USB-9: USB 2.0 Power Control
  81. * BG_VSEL[7:6]=0x1
  82. */
  83. wrl(USB_PHY_PWR_CTRL, (rdl(USB_PHY_PWR_CTRL) & ~0xc0)| 0x40);
  84. /*
  85. * GL# USB-1: USB PHY Tx Control - force calibration to '8'
  86. * TXDATA_BLOCK_EN[21]=0x1, EXT_RCAL_EN[13]=0x1, IMP_CAL[6:3]=0x8
  87. */
  88. wrl(USB_PHY_TX_CTRL, (rdl(USB_PHY_TX_CTRL) & ~0x78) | 0x202040);
  89. /*
  90. * GL# USB-3 GL# USB-9: USB PHY Rx Control
  91. * RXDATA_BLOCK_LENGHT[31:30]=0x3, EDGE_DET_SEL[27:26]=0,
  92. * CDR_FASTLOCK_EN[21]=0, DISCON_THRESHOLD[9:8]=0, SQ_THRESH[7:4]=0x1
  93. */
  94. wrl(USB_PHY_RX_CTRL, (rdl(USB_PHY_RX_CTRL) & ~0xc2003f0) | 0xc0000010);
  95. /*
  96. * GL# USB-3 GL# USB-9: USB PHY IVREF Control
  97. * PLLVDD12[1:0]=0x2, RXVDD[5:4]=0x3, Reserved[19]=0
  98. */
  99. wrl(USB_PHY_IVREF_CTRL, (rdl(USB_PHY_IVREF_CTRL) & ~0x80003 ) | 0x32);
  100. /*
  101. * GL# USB-3 GL# USB-9: USB PHY Test Group Control
  102. * REG_FIFO_SQ_RST[15]=0
  103. */
  104. wrl(USB_PHY_TST_GRP_CTRL, rdl(USB_PHY_TST_GRP_CTRL) & ~0x8000);
  105. /*
  106. * Stop and reset controller
  107. */
  108. wrl(USB_CMD, rdl(USB_CMD) & ~USB_CMD_RUN);
  109. wrl(USB_CMD, rdl(USB_CMD) | USB_CMD_RESET);
  110. while (rdl(USB_CMD) & USB_CMD_RESET);
  111. /*
  112. * GL# USB-5 Streaming disable REG_USB_MODE[4]=1
  113. * TBD: This need to be done after each reset!
  114. * GL# USB-4 Setup USB Host mode
  115. */
  116. wrl(USB_MODE, USB_MODE_SDIS | USB_MODE_HOST);
  117. }
  118. static void
  119. ehci_orion_conf_mbus_windows(struct usb_hcd *hcd,
  120. const struct mbus_dram_target_info *dram)
  121. {
  122. int i;
  123. for (i = 0; i < 4; i++) {
  124. wrl(USB_WINDOW_CTRL(i), 0);
  125. wrl(USB_WINDOW_BASE(i), 0);
  126. }
  127. for (i = 0; i < dram->num_cs; i++) {
  128. const struct mbus_dram_window *cs = dram->cs + i;
  129. wrl(USB_WINDOW_CTRL(i), ((cs->size - 1) & 0xffff0000) |
  130. (cs->mbus_attr << 8) |
  131. (dram->mbus_dram_target_id << 4) | 1);
  132. wrl(USB_WINDOW_BASE(i), cs->base);
  133. }
  134. }
  135. static int ehci_orion_drv_reset(struct usb_hcd *hcd)
  136. {
  137. struct device *dev = hcd->self.controller;
  138. int ret;
  139. ret = ehci_setup(hcd);
  140. if (ret)
  141. return ret;
  142. /*
  143. * For SoC without hlock, need to program sbuscfg value to guarantee
  144. * AHB master's burst would not overrun or underrun FIFO.
  145. *
  146. * sbuscfg reg has to be set after usb controller reset, otherwise
  147. * the value would be override to 0.
  148. */
  149. if (of_device_is_compatible(dev->of_node, "marvell,armada-3700-ehci"))
  150. wrl(USB_SBUSCFG, USB_SBUSCFG_DEF_VAL);
  151. return ret;
  152. }
  153. static int __maybe_unused ehci_orion_drv_suspend(struct device *dev)
  154. {
  155. struct usb_hcd *hcd = dev_get_drvdata(dev);
  156. return ehci_suspend(hcd, device_may_wakeup(dev));
  157. }
  158. static int __maybe_unused ehci_orion_drv_resume(struct device *dev)
  159. {
  160. struct usb_hcd *hcd = dev_get_drvdata(dev);
  161. return ehci_resume(hcd, false);
  162. }
  163. static SIMPLE_DEV_PM_OPS(ehci_orion_pm_ops, ehci_orion_drv_suspend,
  164. ehci_orion_drv_resume);
  165. static const struct ehci_driver_overrides orion_overrides __initconst = {
  166. .extra_priv_size = sizeof(struct orion_ehci_hcd),
  167. .reset = ehci_orion_drv_reset,
  168. };
  169. static int ehci_orion_drv_probe(struct platform_device *pdev)
  170. {
  171. struct orion_ehci_data *pd = dev_get_platdata(&pdev->dev);
  172. const struct mbus_dram_target_info *dram;
  173. struct resource *res;
  174. struct usb_hcd *hcd;
  175. struct ehci_hcd *ehci;
  176. void __iomem *regs;
  177. int irq, err;
  178. enum orion_ehci_phy_ver phy_version;
  179. struct orion_ehci_hcd *priv;
  180. if (usb_disabled())
  181. return -ENODEV;
  182. pr_debug("Initializing Orion-SoC USB Host Controller\n");
  183. irq = platform_get_irq(pdev, 0);
  184. if (irq <= 0) {
  185. err = -ENODEV;
  186. goto err;
  187. }
  188. /*
  189. * Right now device-tree probed devices don't get dma_mask
  190. * set. Since shared usb code relies on it, set it here for
  191. * now. Once we have dma capability bindings this can go away.
  192. */
  193. err = dma_coerce_mask_and_coherent(&pdev->dev, DMA_BIT_MASK(32));
  194. if (err)
  195. goto err;
  196. res = platform_get_resource(pdev, IORESOURCE_MEM, 0);
  197. regs = devm_ioremap_resource(&pdev->dev, res);
  198. if (IS_ERR(regs)) {
  199. err = PTR_ERR(regs);
  200. goto err;
  201. }
  202. hcd = usb_create_hcd(&ehci_orion_hc_driver,
  203. &pdev->dev, dev_name(&pdev->dev));
  204. if (!hcd) {
  205. err = -ENOMEM;
  206. goto err;
  207. }
  208. hcd->rsrc_start = res->start;
  209. hcd->rsrc_len = resource_size(res);
  210. hcd->regs = regs;
  211. ehci = hcd_to_ehci(hcd);
  212. ehci->caps = hcd->regs + 0x100;
  213. hcd->has_tt = 1;
  214. priv = hcd_to_orion_priv(hcd);
  215. /*
  216. * Not all platforms can gate the clock, so it is not an error if
  217. * the clock does not exists.
  218. */
  219. priv->clk = devm_clk_get(&pdev->dev, NULL);
  220. if (!IS_ERR(priv->clk)) {
  221. err = clk_prepare_enable(priv->clk);
  222. if (err)
  223. goto err_put_hcd;
  224. }
  225. priv->phy = devm_phy_optional_get(&pdev->dev, "usb");
  226. if (IS_ERR(priv->phy)) {
  227. err = PTR_ERR(priv->phy);
  228. if (err != -ENOSYS)
  229. goto err_dis_clk;
  230. }
  231. /*
  232. * (Re-)program MBUS remapping windows if we are asked to.
  233. */
  234. dram = mv_mbus_dram_info();
  235. if (dram)
  236. ehci_orion_conf_mbus_windows(hcd, dram);
  237. /*
  238. * setup Orion USB controller.
  239. */
  240. if (pdev->dev.of_node)
  241. phy_version = EHCI_PHY_NA;
  242. else
  243. phy_version = pd->phy_version;
  244. switch (phy_version) {
  245. case EHCI_PHY_NA: /* dont change USB phy settings */
  246. break;
  247. case EHCI_PHY_ORION:
  248. orion_usb_phy_v1_setup(hcd);
  249. break;
  250. case EHCI_PHY_DD:
  251. case EHCI_PHY_KW:
  252. default:
  253. dev_warn(&pdev->dev, "USB phy version isn't supported.\n");
  254. }
  255. err = usb_add_hcd(hcd, irq, IRQF_SHARED);
  256. if (err)
  257. goto err_dis_clk;
  258. device_wakeup_enable(hcd->self.controller);
  259. return 0;
  260. err_dis_clk:
  261. if (!IS_ERR(priv->clk))
  262. clk_disable_unprepare(priv->clk);
  263. err_put_hcd:
  264. usb_put_hcd(hcd);
  265. err:
  266. dev_err(&pdev->dev, "init %s fail, %d\n",
  267. dev_name(&pdev->dev), err);
  268. return err;
  269. }
  270. static int ehci_orion_drv_remove(struct platform_device *pdev)
  271. {
  272. struct usb_hcd *hcd = platform_get_drvdata(pdev);
  273. struct orion_ehci_hcd *priv = hcd_to_orion_priv(hcd);
  274. usb_remove_hcd(hcd);
  275. if (!IS_ERR(priv->clk))
  276. clk_disable_unprepare(priv->clk);
  277. usb_put_hcd(hcd);
  278. return 0;
  279. }
  280. static const struct of_device_id ehci_orion_dt_ids[] = {
  281. { .compatible = "marvell,orion-ehci", },
  282. { .compatible = "marvell,armada-3700-ehci", },
  283. {},
  284. };
  285. MODULE_DEVICE_TABLE(of, ehci_orion_dt_ids);
  286. static struct platform_driver ehci_orion_driver = {
  287. .probe = ehci_orion_drv_probe,
  288. .remove = ehci_orion_drv_remove,
  289. .shutdown = usb_hcd_platform_shutdown,
  290. .driver = {
  291. .name = "orion-ehci",
  292. .of_match_table = ehci_orion_dt_ids,
  293. .pm = &ehci_orion_pm_ops,
  294. },
  295. };
  296. static int __init ehci_orion_init(void)
  297. {
  298. if (usb_disabled())
  299. return -ENODEV;
  300. ehci_init_driver(&ehci_orion_hc_driver, &orion_overrides);
  301. return platform_driver_register(&ehci_orion_driver);
  302. }
  303. module_init(ehci_orion_init);
  304. static void __exit ehci_orion_cleanup(void)
  305. {
  306. platform_driver_unregister(&ehci_orion_driver);
  307. }
  308. module_exit(ehci_orion_cleanup);
  309. MODULE_DESCRIPTION(DRIVER_DESC);
  310. MODULE_ALIAS("platform:orion-ehci");
  311. MODULE_AUTHOR("Tzachi Perelstein");
  312. MODULE_LICENSE("GPL v2");