dwc3-exynos.c 5.7 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249
  1. // SPDX-License-Identifier: GPL-2.0
  2. /*
  3. * dwc3-exynos.c - Samsung Exynos DWC3 Specific Glue layer
  4. *
  5. * Copyright (c) 2012 Samsung Electronics Co., Ltd.
  6. * http://www.samsung.com
  7. *
  8. * Author: Anton Tikhomirov <[email protected]>
  9. */
  10. #include <linux/module.h>
  11. #include <linux/kernel.h>
  12. #include <linux/slab.h>
  13. #include <linux/platform_device.h>
  14. #include <linux/clk.h>
  15. #include <linux/of.h>
  16. #include <linux/of_platform.h>
  17. #include <linux/regulator/consumer.h>
  18. #define DWC3_EXYNOS_MAX_CLOCKS 4
  19. struct dwc3_exynos_driverdata {
  20. const char *clk_names[DWC3_EXYNOS_MAX_CLOCKS];
  21. int num_clks;
  22. int suspend_clk_idx;
  23. };
  24. struct dwc3_exynos {
  25. struct device *dev;
  26. const char **clk_names;
  27. struct clk *clks[DWC3_EXYNOS_MAX_CLOCKS];
  28. int num_clks;
  29. int suspend_clk_idx;
  30. struct regulator *vdd33;
  31. struct regulator *vdd10;
  32. };
  33. static int dwc3_exynos_probe(struct platform_device *pdev)
  34. {
  35. struct dwc3_exynos *exynos;
  36. struct device *dev = &pdev->dev;
  37. struct device_node *node = dev->of_node;
  38. const struct dwc3_exynos_driverdata *driver_data;
  39. int i, ret;
  40. exynos = devm_kzalloc(dev, sizeof(*exynos), GFP_KERNEL);
  41. if (!exynos)
  42. return -ENOMEM;
  43. driver_data = of_device_get_match_data(dev);
  44. exynos->dev = dev;
  45. exynos->num_clks = driver_data->num_clks;
  46. exynos->clk_names = (const char **)driver_data->clk_names;
  47. exynos->suspend_clk_idx = driver_data->suspend_clk_idx;
  48. platform_set_drvdata(pdev, exynos);
  49. for (i = 0; i < exynos->num_clks; i++) {
  50. exynos->clks[i] = devm_clk_get(dev, exynos->clk_names[i]);
  51. if (IS_ERR(exynos->clks[i])) {
  52. dev_err(dev, "failed to get clock: %s\n",
  53. exynos->clk_names[i]);
  54. return PTR_ERR(exynos->clks[i]);
  55. }
  56. }
  57. for (i = 0; i < exynos->num_clks; i++) {
  58. ret = clk_prepare_enable(exynos->clks[i]);
  59. if (ret) {
  60. while (i-- > 0)
  61. clk_disable_unprepare(exynos->clks[i]);
  62. return ret;
  63. }
  64. }
  65. if (exynos->suspend_clk_idx >= 0)
  66. clk_prepare_enable(exynos->clks[exynos->suspend_clk_idx]);
  67. exynos->vdd33 = devm_regulator_get(dev, "vdd33");
  68. if (IS_ERR(exynos->vdd33)) {
  69. ret = PTR_ERR(exynos->vdd33);
  70. goto vdd33_err;
  71. }
  72. ret = regulator_enable(exynos->vdd33);
  73. if (ret) {
  74. dev_err(dev, "Failed to enable VDD33 supply\n");
  75. goto vdd33_err;
  76. }
  77. exynos->vdd10 = devm_regulator_get(dev, "vdd10");
  78. if (IS_ERR(exynos->vdd10)) {
  79. ret = PTR_ERR(exynos->vdd10);
  80. goto vdd10_err;
  81. }
  82. ret = regulator_enable(exynos->vdd10);
  83. if (ret) {
  84. dev_err(dev, "Failed to enable VDD10 supply\n");
  85. goto vdd10_err;
  86. }
  87. if (node) {
  88. ret = of_platform_populate(node, NULL, NULL, dev);
  89. if (ret) {
  90. dev_err(dev, "failed to add dwc3 core\n");
  91. goto populate_err;
  92. }
  93. } else {
  94. dev_err(dev, "no device node, failed to add dwc3 core\n");
  95. ret = -ENODEV;
  96. goto populate_err;
  97. }
  98. return 0;
  99. populate_err:
  100. regulator_disable(exynos->vdd10);
  101. vdd10_err:
  102. regulator_disable(exynos->vdd33);
  103. vdd33_err:
  104. for (i = exynos->num_clks - 1; i >= 0; i--)
  105. clk_disable_unprepare(exynos->clks[i]);
  106. if (exynos->suspend_clk_idx >= 0)
  107. clk_disable_unprepare(exynos->clks[exynos->suspend_clk_idx]);
  108. return ret;
  109. }
  110. static int dwc3_exynos_remove(struct platform_device *pdev)
  111. {
  112. struct dwc3_exynos *exynos = platform_get_drvdata(pdev);
  113. int i;
  114. of_platform_depopulate(&pdev->dev);
  115. for (i = exynos->num_clks - 1; i >= 0; i--)
  116. clk_disable_unprepare(exynos->clks[i]);
  117. if (exynos->suspend_clk_idx >= 0)
  118. clk_disable_unprepare(exynos->clks[exynos->suspend_clk_idx]);
  119. regulator_disable(exynos->vdd33);
  120. regulator_disable(exynos->vdd10);
  121. return 0;
  122. }
  123. static const struct dwc3_exynos_driverdata exynos5250_drvdata = {
  124. .clk_names = { "usbdrd30" },
  125. .num_clks = 1,
  126. .suspend_clk_idx = -1,
  127. };
  128. static const struct dwc3_exynos_driverdata exynos5433_drvdata = {
  129. .clk_names = { "aclk", "susp_clk", "pipe_pclk", "phyclk" },
  130. .num_clks = 4,
  131. .suspend_clk_idx = 1,
  132. };
  133. static const struct dwc3_exynos_driverdata exynos7_drvdata = {
  134. .clk_names = { "usbdrd30", "usbdrd30_susp_clk", "usbdrd30_axius_clk" },
  135. .num_clks = 3,
  136. .suspend_clk_idx = 1,
  137. };
  138. static const struct of_device_id exynos_dwc3_match[] = {
  139. {
  140. .compatible = "samsung,exynos5250-dwusb3",
  141. .data = &exynos5250_drvdata,
  142. }, {
  143. .compatible = "samsung,exynos5433-dwusb3",
  144. .data = &exynos5433_drvdata,
  145. }, {
  146. .compatible = "samsung,exynos7-dwusb3",
  147. .data = &exynos7_drvdata,
  148. }, {
  149. }
  150. };
  151. MODULE_DEVICE_TABLE(of, exynos_dwc3_match);
  152. #ifdef CONFIG_PM_SLEEP
  153. static int dwc3_exynos_suspend(struct device *dev)
  154. {
  155. struct dwc3_exynos *exynos = dev_get_drvdata(dev);
  156. int i;
  157. for (i = exynos->num_clks - 1; i >= 0; i--)
  158. clk_disable_unprepare(exynos->clks[i]);
  159. regulator_disable(exynos->vdd33);
  160. regulator_disable(exynos->vdd10);
  161. return 0;
  162. }
  163. static int dwc3_exynos_resume(struct device *dev)
  164. {
  165. struct dwc3_exynos *exynos = dev_get_drvdata(dev);
  166. int i, ret;
  167. ret = regulator_enable(exynos->vdd33);
  168. if (ret) {
  169. dev_err(dev, "Failed to enable VDD33 supply\n");
  170. return ret;
  171. }
  172. ret = regulator_enable(exynos->vdd10);
  173. if (ret) {
  174. dev_err(dev, "Failed to enable VDD10 supply\n");
  175. return ret;
  176. }
  177. for (i = 0; i < exynos->num_clks; i++) {
  178. ret = clk_prepare_enable(exynos->clks[i]);
  179. if (ret) {
  180. while (i-- > 0)
  181. clk_disable_unprepare(exynos->clks[i]);
  182. return ret;
  183. }
  184. }
  185. return 0;
  186. }
  187. static const struct dev_pm_ops dwc3_exynos_dev_pm_ops = {
  188. SET_SYSTEM_SLEEP_PM_OPS(dwc3_exynos_suspend, dwc3_exynos_resume)
  189. };
  190. #define DEV_PM_OPS (&dwc3_exynos_dev_pm_ops)
  191. #else
  192. #define DEV_PM_OPS NULL
  193. #endif /* CONFIG_PM_SLEEP */
  194. static struct platform_driver dwc3_exynos_driver = {
  195. .probe = dwc3_exynos_probe,
  196. .remove = dwc3_exynos_remove,
  197. .driver = {
  198. .name = "exynos-dwc3",
  199. .of_match_table = exynos_dwc3_match,
  200. .pm = DEV_PM_OPS,
  201. },
  202. };
  203. module_platform_driver(dwc3_exynos_driver);
  204. MODULE_AUTHOR("Anton Tikhomirov <[email protected]>");
  205. MODULE_LICENSE("GPL v2");
  206. MODULE_DESCRIPTION("DesignWare USB3 Exynos Glue Layer");