vnic_cq.h 2.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109
  1. /* SPDX-License-Identifier: GPL-2.0-only */
  2. /*
  3. * Copyright 2008 Cisco Systems, Inc. All rights reserved.
  4. * Copyright 2007 Nuova Systems, Inc. All rights reserved.
  5. */
  6. #ifndef _VNIC_CQ_H_
  7. #define _VNIC_CQ_H_
  8. #include "cq_desc.h"
  9. #include "vnic_dev.h"
  10. /*
  11. * These defines avoid symbol clash between fnic and enic (Cisco 10G Eth
  12. * Driver) when both are built with CONFIG options =y
  13. */
  14. #define vnic_cq_service fnic_cq_service
  15. #define vnic_cq_free fnic_cq_free
  16. #define vnic_cq_alloc fnic_cq_alloc
  17. #define vnic_cq_init fnic_cq_init
  18. #define vnic_cq_clean fnic_cq_clean
  19. /* Completion queue control */
  20. struct vnic_cq_ctrl {
  21. u64 ring_base; /* 0x00 */
  22. u32 ring_size; /* 0x08 */
  23. u32 pad0;
  24. u32 flow_control_enable; /* 0x10 */
  25. u32 pad1;
  26. u32 color_enable; /* 0x18 */
  27. u32 pad2;
  28. u32 cq_head; /* 0x20 */
  29. u32 pad3;
  30. u32 cq_tail; /* 0x28 */
  31. u32 pad4;
  32. u32 cq_tail_color; /* 0x30 */
  33. u32 pad5;
  34. u32 interrupt_enable; /* 0x38 */
  35. u32 pad6;
  36. u32 cq_entry_enable; /* 0x40 */
  37. u32 pad7;
  38. u32 cq_message_enable; /* 0x48 */
  39. u32 pad8;
  40. u32 interrupt_offset; /* 0x50 */
  41. u32 pad9;
  42. u64 cq_message_addr; /* 0x58 */
  43. u32 pad10;
  44. };
  45. struct vnic_cq {
  46. unsigned int index;
  47. struct vnic_dev *vdev;
  48. struct vnic_cq_ctrl __iomem *ctrl; /* memory-mapped */
  49. struct vnic_dev_ring ring;
  50. unsigned int to_clean;
  51. unsigned int last_color;
  52. };
  53. static inline unsigned int vnic_cq_service(struct vnic_cq *cq,
  54. unsigned int work_to_do,
  55. int (*q_service)(struct vnic_dev *vdev, struct cq_desc *cq_desc,
  56. u8 type, u16 q_number, u16 completed_index, void *opaque),
  57. void *opaque)
  58. {
  59. struct cq_desc *cq_desc;
  60. unsigned int work_done = 0;
  61. u16 q_number, completed_index;
  62. u8 type, color;
  63. cq_desc = (struct cq_desc *)((u8 *)cq->ring.descs +
  64. cq->ring.desc_size * cq->to_clean);
  65. cq_desc_dec(cq_desc, &type, &color,
  66. &q_number, &completed_index);
  67. while (color != cq->last_color) {
  68. if ((*q_service)(cq->vdev, cq_desc, type,
  69. q_number, completed_index, opaque))
  70. break;
  71. cq->to_clean++;
  72. if (cq->to_clean == cq->ring.desc_count) {
  73. cq->to_clean = 0;
  74. cq->last_color = cq->last_color ? 0 : 1;
  75. }
  76. cq_desc = (struct cq_desc *)((u8 *)cq->ring.descs +
  77. cq->ring.desc_size * cq->to_clean);
  78. cq_desc_dec(cq_desc, &type, &color,
  79. &q_number, &completed_index);
  80. work_done++;
  81. if (work_done >= work_to_do)
  82. break;
  83. }
  84. return work_done;
  85. }
  86. void vnic_cq_free(struct vnic_cq *cq);
  87. int vnic_cq_alloc(struct vnic_dev *vdev, struct vnic_cq *cq, unsigned int index,
  88. unsigned int desc_count, unsigned int desc_size);
  89. void vnic_cq_init(struct vnic_cq *cq, unsigned int flow_control_enable,
  90. unsigned int color_enable, unsigned int cq_head, unsigned int cq_tail,
  91. unsigned int cq_tail_color, unsigned int interrupt_enable,
  92. unsigned int cq_entry_enable, unsigned int message_enable,
  93. unsigned int interrupt_offset, u64 message_addr);
  94. void vnic_cq_clean(struct vnic_cq *cq);
  95. #endif /* _VNIC_CQ_H_ */