fnic_isr.c 8.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * Copyright 2008 Cisco Systems, Inc. All rights reserved.
  4. * Copyright 2007 Nuova Systems, Inc. All rights reserved.
  5. */
  6. #include <linux/string.h>
  7. #include <linux/errno.h>
  8. #include <linux/pci.h>
  9. #include <linux/interrupt.h>
  10. #include <scsi/libfc.h>
  11. #include <scsi/fc_frame.h>
  12. #include "vnic_dev.h"
  13. #include "vnic_intr.h"
  14. #include "vnic_stats.h"
  15. #include "fnic_io.h"
  16. #include "fnic.h"
  17. static irqreturn_t fnic_isr_legacy(int irq, void *data)
  18. {
  19. struct fnic *fnic = data;
  20. u32 pba;
  21. unsigned long work_done = 0;
  22. pba = vnic_intr_legacy_pba(fnic->legacy_pba);
  23. if (!pba)
  24. return IRQ_NONE;
  25. fnic->fnic_stats.misc_stats.last_isr_time = jiffies;
  26. atomic64_inc(&fnic->fnic_stats.misc_stats.isr_count);
  27. if (pba & (1 << FNIC_INTX_NOTIFY)) {
  28. vnic_intr_return_all_credits(&fnic->intr[FNIC_INTX_NOTIFY]);
  29. fnic_handle_link_event(fnic);
  30. }
  31. if (pba & (1 << FNIC_INTX_ERR)) {
  32. vnic_intr_return_all_credits(&fnic->intr[FNIC_INTX_ERR]);
  33. fnic_log_q_error(fnic);
  34. }
  35. if (pba & (1 << FNIC_INTX_WQ_RQ_COPYWQ)) {
  36. work_done += fnic_wq_copy_cmpl_handler(fnic, io_completions);
  37. work_done += fnic_wq_cmpl_handler(fnic, -1);
  38. work_done += fnic_rq_cmpl_handler(fnic, -1);
  39. vnic_intr_return_credits(&fnic->intr[FNIC_INTX_WQ_RQ_COPYWQ],
  40. work_done,
  41. 1 /* unmask intr */,
  42. 1 /* reset intr timer */);
  43. }
  44. return IRQ_HANDLED;
  45. }
  46. static irqreturn_t fnic_isr_msi(int irq, void *data)
  47. {
  48. struct fnic *fnic = data;
  49. unsigned long work_done = 0;
  50. fnic->fnic_stats.misc_stats.last_isr_time = jiffies;
  51. atomic64_inc(&fnic->fnic_stats.misc_stats.isr_count);
  52. work_done += fnic_wq_copy_cmpl_handler(fnic, io_completions);
  53. work_done += fnic_wq_cmpl_handler(fnic, -1);
  54. work_done += fnic_rq_cmpl_handler(fnic, -1);
  55. vnic_intr_return_credits(&fnic->intr[0],
  56. work_done,
  57. 1 /* unmask intr */,
  58. 1 /* reset intr timer */);
  59. return IRQ_HANDLED;
  60. }
  61. static irqreturn_t fnic_isr_msix_rq(int irq, void *data)
  62. {
  63. struct fnic *fnic = data;
  64. unsigned long rq_work_done = 0;
  65. fnic->fnic_stats.misc_stats.last_isr_time = jiffies;
  66. atomic64_inc(&fnic->fnic_stats.misc_stats.isr_count);
  67. rq_work_done = fnic_rq_cmpl_handler(fnic, -1);
  68. vnic_intr_return_credits(&fnic->intr[FNIC_MSIX_RQ],
  69. rq_work_done,
  70. 1 /* unmask intr */,
  71. 1 /* reset intr timer */);
  72. return IRQ_HANDLED;
  73. }
  74. static irqreturn_t fnic_isr_msix_wq(int irq, void *data)
  75. {
  76. struct fnic *fnic = data;
  77. unsigned long wq_work_done = 0;
  78. fnic->fnic_stats.misc_stats.last_isr_time = jiffies;
  79. atomic64_inc(&fnic->fnic_stats.misc_stats.isr_count);
  80. wq_work_done = fnic_wq_cmpl_handler(fnic, -1);
  81. vnic_intr_return_credits(&fnic->intr[FNIC_MSIX_WQ],
  82. wq_work_done,
  83. 1 /* unmask intr */,
  84. 1 /* reset intr timer */);
  85. return IRQ_HANDLED;
  86. }
  87. static irqreturn_t fnic_isr_msix_wq_copy(int irq, void *data)
  88. {
  89. struct fnic *fnic = data;
  90. unsigned long wq_copy_work_done = 0;
  91. fnic->fnic_stats.misc_stats.last_isr_time = jiffies;
  92. atomic64_inc(&fnic->fnic_stats.misc_stats.isr_count);
  93. wq_copy_work_done = fnic_wq_copy_cmpl_handler(fnic, io_completions);
  94. vnic_intr_return_credits(&fnic->intr[FNIC_MSIX_WQ_COPY],
  95. wq_copy_work_done,
  96. 1 /* unmask intr */,
  97. 1 /* reset intr timer */);
  98. return IRQ_HANDLED;
  99. }
  100. static irqreturn_t fnic_isr_msix_err_notify(int irq, void *data)
  101. {
  102. struct fnic *fnic = data;
  103. fnic->fnic_stats.misc_stats.last_isr_time = jiffies;
  104. atomic64_inc(&fnic->fnic_stats.misc_stats.isr_count);
  105. vnic_intr_return_all_credits(&fnic->intr[FNIC_MSIX_ERR_NOTIFY]);
  106. fnic_log_q_error(fnic);
  107. fnic_handle_link_event(fnic);
  108. return IRQ_HANDLED;
  109. }
  110. void fnic_free_intr(struct fnic *fnic)
  111. {
  112. int i;
  113. switch (vnic_dev_get_intr_mode(fnic->vdev)) {
  114. case VNIC_DEV_INTR_MODE_INTX:
  115. case VNIC_DEV_INTR_MODE_MSI:
  116. free_irq(pci_irq_vector(fnic->pdev, 0), fnic);
  117. break;
  118. case VNIC_DEV_INTR_MODE_MSIX:
  119. for (i = 0; i < ARRAY_SIZE(fnic->msix); i++)
  120. if (fnic->msix[i].requested)
  121. free_irq(pci_irq_vector(fnic->pdev, i),
  122. fnic->msix[i].devid);
  123. break;
  124. default:
  125. break;
  126. }
  127. }
  128. int fnic_request_intr(struct fnic *fnic)
  129. {
  130. int err = 0;
  131. int i;
  132. switch (vnic_dev_get_intr_mode(fnic->vdev)) {
  133. case VNIC_DEV_INTR_MODE_INTX:
  134. err = request_irq(pci_irq_vector(fnic->pdev, 0),
  135. &fnic_isr_legacy, IRQF_SHARED, DRV_NAME, fnic);
  136. break;
  137. case VNIC_DEV_INTR_MODE_MSI:
  138. err = request_irq(pci_irq_vector(fnic->pdev, 0), &fnic_isr_msi,
  139. 0, fnic->name, fnic);
  140. break;
  141. case VNIC_DEV_INTR_MODE_MSIX:
  142. sprintf(fnic->msix[FNIC_MSIX_RQ].devname,
  143. "%.11s-fcs-rq", fnic->name);
  144. fnic->msix[FNIC_MSIX_RQ].isr = fnic_isr_msix_rq;
  145. fnic->msix[FNIC_MSIX_RQ].devid = fnic;
  146. sprintf(fnic->msix[FNIC_MSIX_WQ].devname,
  147. "%.11s-fcs-wq", fnic->name);
  148. fnic->msix[FNIC_MSIX_WQ].isr = fnic_isr_msix_wq;
  149. fnic->msix[FNIC_MSIX_WQ].devid = fnic;
  150. sprintf(fnic->msix[FNIC_MSIX_WQ_COPY].devname,
  151. "%.11s-scsi-wq", fnic->name);
  152. fnic->msix[FNIC_MSIX_WQ_COPY].isr = fnic_isr_msix_wq_copy;
  153. fnic->msix[FNIC_MSIX_WQ_COPY].devid = fnic;
  154. sprintf(fnic->msix[FNIC_MSIX_ERR_NOTIFY].devname,
  155. "%.11s-err-notify", fnic->name);
  156. fnic->msix[FNIC_MSIX_ERR_NOTIFY].isr =
  157. fnic_isr_msix_err_notify;
  158. fnic->msix[FNIC_MSIX_ERR_NOTIFY].devid = fnic;
  159. for (i = 0; i < ARRAY_SIZE(fnic->msix); i++) {
  160. err = request_irq(pci_irq_vector(fnic->pdev, i),
  161. fnic->msix[i].isr, 0,
  162. fnic->msix[i].devname,
  163. fnic->msix[i].devid);
  164. if (err) {
  165. shost_printk(KERN_ERR, fnic->lport->host,
  166. "MSIX: request_irq"
  167. " failed %d\n", err);
  168. fnic_free_intr(fnic);
  169. break;
  170. }
  171. fnic->msix[i].requested = 1;
  172. }
  173. break;
  174. default:
  175. break;
  176. }
  177. return err;
  178. }
  179. int fnic_set_intr_mode(struct fnic *fnic)
  180. {
  181. unsigned int n = ARRAY_SIZE(fnic->rq);
  182. unsigned int m = ARRAY_SIZE(fnic->wq);
  183. unsigned int o = ARRAY_SIZE(fnic->wq_copy);
  184. /*
  185. * Set interrupt mode (INTx, MSI, MSI-X) depending
  186. * system capabilities.
  187. *
  188. * Try MSI-X first
  189. *
  190. * We need n RQs, m WQs, o Copy WQs, n+m+o CQs, and n+m+o+1 INTRs
  191. * (last INTR is used for WQ/RQ errors and notification area)
  192. */
  193. if (fnic->rq_count >= n &&
  194. fnic->raw_wq_count >= m &&
  195. fnic->wq_copy_count >= o &&
  196. fnic->cq_count >= n + m + o) {
  197. int vecs = n + m + o + 1;
  198. if (pci_alloc_irq_vectors(fnic->pdev, vecs, vecs,
  199. PCI_IRQ_MSIX) == vecs) {
  200. fnic->rq_count = n;
  201. fnic->raw_wq_count = m;
  202. fnic->wq_copy_count = o;
  203. fnic->wq_count = m + o;
  204. fnic->cq_count = n + m + o;
  205. fnic->intr_count = vecs;
  206. fnic->err_intr_offset = FNIC_MSIX_ERR_NOTIFY;
  207. FNIC_ISR_DBG(KERN_DEBUG, fnic->lport->host,
  208. "Using MSI-X Interrupts\n");
  209. vnic_dev_set_intr_mode(fnic->vdev,
  210. VNIC_DEV_INTR_MODE_MSIX);
  211. return 0;
  212. }
  213. }
  214. /*
  215. * Next try MSI
  216. * We need 1 RQ, 1 WQ, 1 WQ_COPY, 3 CQs, and 1 INTR
  217. */
  218. if (fnic->rq_count >= 1 &&
  219. fnic->raw_wq_count >= 1 &&
  220. fnic->wq_copy_count >= 1 &&
  221. fnic->cq_count >= 3 &&
  222. fnic->intr_count >= 1 &&
  223. pci_alloc_irq_vectors(fnic->pdev, 1, 1, PCI_IRQ_MSI) == 1) {
  224. fnic->rq_count = 1;
  225. fnic->raw_wq_count = 1;
  226. fnic->wq_copy_count = 1;
  227. fnic->wq_count = 2;
  228. fnic->cq_count = 3;
  229. fnic->intr_count = 1;
  230. fnic->err_intr_offset = 0;
  231. FNIC_ISR_DBG(KERN_DEBUG, fnic->lport->host,
  232. "Using MSI Interrupts\n");
  233. vnic_dev_set_intr_mode(fnic->vdev, VNIC_DEV_INTR_MODE_MSI);
  234. return 0;
  235. }
  236. /*
  237. * Next try INTx
  238. * We need 1 RQ, 1 WQ, 1 WQ_COPY, 3 CQs, and 3 INTRs
  239. * 1 INTR is used for all 3 queues, 1 INTR for queue errors
  240. * 1 INTR for notification area
  241. */
  242. if (fnic->rq_count >= 1 &&
  243. fnic->raw_wq_count >= 1 &&
  244. fnic->wq_copy_count >= 1 &&
  245. fnic->cq_count >= 3 &&
  246. fnic->intr_count >= 3) {
  247. fnic->rq_count = 1;
  248. fnic->raw_wq_count = 1;
  249. fnic->wq_copy_count = 1;
  250. fnic->cq_count = 3;
  251. fnic->intr_count = 3;
  252. FNIC_ISR_DBG(KERN_DEBUG, fnic->lport->host,
  253. "Using Legacy Interrupts\n");
  254. vnic_dev_set_intr_mode(fnic->vdev, VNIC_DEV_INTR_MODE_INTX);
  255. return 0;
  256. }
  257. vnic_dev_set_intr_mode(fnic->vdev, VNIC_DEV_INTR_MODE_UNKNOWN);
  258. return -EINVAL;
  259. }
  260. void fnic_clear_intr_mode(struct fnic *fnic)
  261. {
  262. pci_free_irq_vectors(fnic->pdev);
  263. vnic_dev_set_intr_mode(fnic->vdev, VNIC_DEV_INTR_MODE_INTX);
  264. }