phy-qcom-qmp-pcs-ufs-v5.h 1.0 KB

123456789101112131415161718192021222324252627
  1. /* Only for QMP V5 PHY - UFS PCS registers */
  2. /* SPDX-License-Identifier: GPL-2.0 */
  3. /*
  4. * Copyright (c) 2017, The Linux Foundation. All rights reserved.
  5. */
  6. #ifndef QCOM_PHY_QMP_PCS_UFS_V5_H_
  7. #define QCOM_PHY_QMP_PCS_UFS_V5_H_
  8. /* Only for QMP V5 PHY - UFS PCS registers */
  9. #define QPHY_V5_PCS_UFS_TIMER_20US_CORECLK_STEPS_MSB 0x00c
  10. #define QPHY_V5_PCS_UFS_TIMER_20US_CORECLK_STEPS_LSB 0x010
  11. #define QPHY_V5_PCS_UFS_PLL_CNTL 0x02c
  12. #define QPHY_V5_PCS_UFS_TX_LARGE_AMP_DRV_LVL 0x030
  13. #define QPHY_V5_PCS_UFS_TX_SMALL_AMP_DRV_LVL 0x038
  14. #define QPHY_V5_PCS_UFS_TX_HSGEAR_CAPABILITY 0x074
  15. #define QPHY_V5_PCS_UFS_RX_HSGEAR_CAPABILITY 0x0b4
  16. #define QPHY_V5_PCS_UFS_DEBUG_BUS_CLKSEL 0x124
  17. #define QPHY_V5_PCS_UFS_RX_MIN_HIBERN8_TIME 0x150
  18. #define QPHY_V5_PCS_UFS_RX_SIGDET_CTRL1 0x154
  19. #define QPHY_V5_PCS_UFS_RX_SIGDET_CTRL2 0x158
  20. #define QPHY_V5_PCS_UFS_TX_PWM_GEAR_BAND 0x160
  21. #define QPHY_V5_PCS_UFS_TX_HS_GEAR_BAND 0x168
  22. #define QPHY_V5_PCS_UFS_TX_MID_TERM_CTRL1 0x1d8
  23. #define QPHY_V5_PCS_UFS_MULTI_LANE_CTRL1 0x1e0
  24. #endif