1234567891011121314151617 |
- #ifndef QCOM_PHY_QMP_PCS_MISC_V3_H_
- #define QCOM_PHY_QMP_PCS_MISC_V3_H_
- #define QPHY_V3_PCS_MISC_CLAMP_ENABLE 0x0c
- #define QPHY_V3_PCS_MISC_OSC_DTCT_CONFIG2 0x2c
- #define QPHY_V3_PCS_MISC_PCIE_INT_AUX_CLK_CONFIG1 0x44
- #define QPHY_V3_PCS_MISC_OSC_DTCT_MODE2_CONFIG2 0x54
- #define QPHY_V3_PCS_MISC_OSC_DTCT_MODE2_CONFIG4 0x5c
- #define QPHY_V3_PCS_MISC_OSC_DTCT_MODE2_CONFIG5 0x60
- #endif
|