rt2800mmio.h 4.8 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155
  1. /* SPDX-License-Identifier: GPL-2.0-or-later */
  2. /* Copyright (C) 2009 - 2010 Ivo van Doorn <[email protected]>
  3. * Copyright (C) 2009 Alban Browaeys <[email protected]>
  4. * Copyright (C) 2009 Felix Fietkau <[email protected]>
  5. * Copyright (C) 2009 Luis Correia <[email protected]>
  6. * Copyright (C) 2009 Mattias Nissler <[email protected]>
  7. * Copyright (C) 2009 Mark Asselstine <[email protected]>
  8. * Copyright (C) 2009 Xose Vazquez Perez <[email protected]>
  9. * Copyright (C) 2009 Bart Zolnierkiewicz <[email protected]>
  10. * <http://rt2x00.serialmonkey.com>
  11. */
  12. /* Module: rt2800mmio
  13. * Abstract: forward declarations for the rt2800mmio module.
  14. */
  15. #ifndef RT2800MMIO_H
  16. #define RT2800MMIO_H
  17. /*
  18. * Queue register offset macros
  19. */
  20. #define TX_QUEUE_REG_OFFSET 0x10
  21. #define TX_BASE_PTR(__x) (TX_BASE_PTR0 + ((__x) * TX_QUEUE_REG_OFFSET))
  22. #define TX_MAX_CNT(__x) (TX_MAX_CNT0 + ((__x) * TX_QUEUE_REG_OFFSET))
  23. #define TX_CTX_IDX(__x) (TX_CTX_IDX0 + ((__x) * TX_QUEUE_REG_OFFSET))
  24. #define TX_DTX_IDX(__x) (TX_DTX_IDX0 + ((__x) * TX_QUEUE_REG_OFFSET))
  25. /*
  26. * DMA descriptor defines.
  27. */
  28. #define TXD_DESC_SIZE (4 * sizeof(__le32))
  29. #define RXD_DESC_SIZE (4 * sizeof(__le32))
  30. /*
  31. * TX descriptor format for TX, PRIO and Beacon Ring.
  32. */
  33. /*
  34. * Word0
  35. */
  36. #define TXD_W0_SD_PTR0 FIELD32(0xffffffff)
  37. /*
  38. * Word1
  39. */
  40. #define TXD_W1_SD_LEN1 FIELD32(0x00003fff)
  41. #define TXD_W1_LAST_SEC1 FIELD32(0x00004000)
  42. #define TXD_W1_BURST FIELD32(0x00008000)
  43. #define TXD_W1_SD_LEN0 FIELD32(0x3fff0000)
  44. #define TXD_W1_LAST_SEC0 FIELD32(0x40000000)
  45. #define TXD_W1_DMA_DONE FIELD32(0x80000000)
  46. /*
  47. * Word2
  48. */
  49. #define TXD_W2_SD_PTR1 FIELD32(0xffffffff)
  50. /*
  51. * Word3
  52. * WIV: Wireless Info Valid. 1: Driver filled WI, 0: DMA needs to copy WI
  53. * QSEL: Select on-chip FIFO ID for 2nd-stage output scheduler.
  54. * 0:MGMT, 1:HCCA 2:EDCA
  55. */
  56. #define TXD_W3_WIV FIELD32(0x01000000)
  57. #define TXD_W3_QSEL FIELD32(0x06000000)
  58. #define TXD_W3_TCO FIELD32(0x20000000)
  59. #define TXD_W3_UCO FIELD32(0x40000000)
  60. #define TXD_W3_ICO FIELD32(0x80000000)
  61. /*
  62. * RX descriptor format for RX Ring.
  63. */
  64. /*
  65. * Word0
  66. */
  67. #define RXD_W0_SDP0 FIELD32(0xffffffff)
  68. /*
  69. * Word1
  70. */
  71. #define RXD_W1_SDL1 FIELD32(0x00003fff)
  72. #define RXD_W1_SDL0 FIELD32(0x3fff0000)
  73. #define RXD_W1_LS0 FIELD32(0x40000000)
  74. #define RXD_W1_DMA_DONE FIELD32(0x80000000)
  75. /*
  76. * Word2
  77. */
  78. #define RXD_W2_SDP1 FIELD32(0xffffffff)
  79. /*
  80. * Word3
  81. * AMSDU: RX with 802.3 header, not 802.11 header.
  82. * DECRYPTED: This frame is being decrypted.
  83. */
  84. #define RXD_W3_BA FIELD32(0x00000001)
  85. #define RXD_W3_DATA FIELD32(0x00000002)
  86. #define RXD_W3_NULLDATA FIELD32(0x00000004)
  87. #define RXD_W3_FRAG FIELD32(0x00000008)
  88. #define RXD_W3_UNICAST_TO_ME FIELD32(0x00000010)
  89. #define RXD_W3_MULTICAST FIELD32(0x00000020)
  90. #define RXD_W3_BROADCAST FIELD32(0x00000040)
  91. #define RXD_W3_MY_BSS FIELD32(0x00000080)
  92. #define RXD_W3_CRC_ERROR FIELD32(0x00000100)
  93. #define RXD_W3_CIPHER_ERROR FIELD32(0x00000600)
  94. #define RXD_W3_AMSDU FIELD32(0x00000800)
  95. #define RXD_W3_HTC FIELD32(0x00001000)
  96. #define RXD_W3_RSSI FIELD32(0x00002000)
  97. #define RXD_W3_L2PAD FIELD32(0x00004000)
  98. #define RXD_W3_AMPDU FIELD32(0x00008000)
  99. #define RXD_W3_DECRYPTED FIELD32(0x00010000)
  100. #define RXD_W3_PLCP_SIGNAL FIELD32(0x00020000)
  101. #define RXD_W3_PLCP_RSSI FIELD32(0x00040000)
  102. unsigned int rt2800mmio_get_dma_done(struct data_queue *queue);
  103. /* TX descriptor initialization */
  104. __le32 *rt2800mmio_get_txwi(struct queue_entry *entry);
  105. void rt2800mmio_write_tx_desc(struct queue_entry *entry,
  106. struct txentry_desc *txdesc);
  107. /* RX control handlers */
  108. void rt2800mmio_fill_rxdone(struct queue_entry *entry,
  109. struct rxdone_entry_desc *rxdesc);
  110. /* Interrupt functions */
  111. void rt2800mmio_txstatus_tasklet(struct tasklet_struct *t);
  112. void rt2800mmio_pretbtt_tasklet(struct tasklet_struct *t);
  113. void rt2800mmio_tbtt_tasklet(struct tasklet_struct *t);
  114. void rt2800mmio_rxdone_tasklet(struct tasklet_struct *t);
  115. void rt2800mmio_autowake_tasklet(struct tasklet_struct *t);
  116. irqreturn_t rt2800mmio_interrupt(int irq, void *dev_instance);
  117. void rt2800mmio_toggle_irq(struct rt2x00_dev *rt2x00dev,
  118. enum dev_state state);
  119. /* Queue handlers */
  120. void rt2800mmio_start_queue(struct data_queue *queue);
  121. void rt2800mmio_kick_queue(struct data_queue *queue);
  122. void rt2800mmio_flush_queue(struct data_queue *queue, bool drop);
  123. void rt2800mmio_stop_queue(struct data_queue *queue);
  124. void rt2800mmio_queue_init(struct data_queue *queue);
  125. /* Initialization functions */
  126. int rt2800mmio_probe_hw(struct rt2x00_dev *rt2x00dev);
  127. bool rt2800mmio_get_entry_state(struct queue_entry *entry);
  128. void rt2800mmio_clear_entry(struct queue_entry *entry);
  129. int rt2800mmio_init_queues(struct rt2x00_dev *rt2x00dev);
  130. int rt2800mmio_init_registers(struct rt2x00_dev *rt2x00dev);
  131. /* Device state switch handlers. */
  132. int rt2800mmio_enable_radio(struct rt2x00_dev *rt2x00dev);
  133. #endif /* RT2800MMIO_H */