wanxl.h 4.2 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149
  1. /* SPDX-License-Identifier: GPL-2.0-only */
  2. /*
  3. * wanXL serial card driver for Linux
  4. * definitions common to host driver and card firmware
  5. *
  6. * Copyright (C) 2003 Krzysztof Halasa <[email protected]>
  7. */
  8. #define RESET_WHILE_LOADING 0
  9. /* you must rebuild the firmware if any of the following is changed */
  10. #define DETECT_RAM 0 /* needed for > 4MB RAM, 16 MB maximum */
  11. #define QUICC_MEMCPY_USES_PLX 1 /* must be used if the host has > 256 MB RAM */
  12. #define STATUS_CABLE_V35 2
  13. #define STATUS_CABLE_X21 3
  14. #define STATUS_CABLE_V24 4
  15. #define STATUS_CABLE_EIA530 5
  16. #define STATUS_CABLE_INVALID 6
  17. #define STATUS_CABLE_NONE 7
  18. #define STATUS_CABLE_DCE 0x8000
  19. #define STATUS_CABLE_DSR 0x0010
  20. #define STATUS_CABLE_DCD 0x0008
  21. #define STATUS_CABLE_PM_SHIFT 5
  22. #define PDM_OFFSET 0x1000
  23. #define TX_BUFFERS 10 /* per port */
  24. #define RX_BUFFERS 30
  25. #define RX_QUEUE_LENGTH 40 /* card->host queue length - per card */
  26. #define PACKET_EMPTY 0x00
  27. #define PACKET_FULL 0x10
  28. #define PACKET_SENT 0x20 /* TX only */
  29. #define PACKET_UNDERRUN 0x30 /* TX only */
  30. #define PACKET_PORT_MASK 0x03 /* RX only */
  31. /* bit numbers in PLX9060 doorbell registers */
  32. #define DOORBELL_FROM_CARD_TX_0 0 /* packet sent by the card */
  33. #define DOORBELL_FROM_CARD_TX_1 1
  34. #define DOORBELL_FROM_CARD_TX_2 2
  35. #define DOORBELL_FROM_CARD_TX_3 3
  36. #define DOORBELL_FROM_CARD_RX 4
  37. #define DOORBELL_FROM_CARD_CABLE_0 5 /* cable/PM/etc. changed */
  38. #define DOORBELL_FROM_CARD_CABLE_1 6
  39. #define DOORBELL_FROM_CARD_CABLE_2 7
  40. #define DOORBELL_FROM_CARD_CABLE_3 8
  41. #define DOORBELL_TO_CARD_OPEN_0 0
  42. #define DOORBELL_TO_CARD_OPEN_1 1
  43. #define DOORBELL_TO_CARD_OPEN_2 2
  44. #define DOORBELL_TO_CARD_OPEN_3 3
  45. #define DOORBELL_TO_CARD_CLOSE_0 4
  46. #define DOORBELL_TO_CARD_CLOSE_1 5
  47. #define DOORBELL_TO_CARD_CLOSE_2 6
  48. #define DOORBELL_TO_CARD_CLOSE_3 7
  49. #define DOORBELL_TO_CARD_TX_0 8 /* outbound packet queued */
  50. #define DOORBELL_TO_CARD_TX_1 9
  51. #define DOORBELL_TO_CARD_TX_2 10
  52. #define DOORBELL_TO_CARD_TX_3 11
  53. /* firmware-only status bits, starting from last DOORBELL_TO_CARD + 1 */
  54. #define TASK_SCC_0 12
  55. #define TASK_SCC_1 13
  56. #define TASK_SCC_2 14
  57. #define TASK_SCC_3 15
  58. #define ALIGN32(x) (((x) + 3) & 0xFFFFFFFC)
  59. #define BUFFER_LENGTH ALIGN32(HDLC_MAX_MRU + 4) /* 4 bytes for 32-bit CRC */
  60. /* Address of TX and RX buffers in 68360 address space */
  61. #define BUFFERS_ADDR 0x4000 /* 16 KB */
  62. #ifndef __ASSEMBLER__
  63. #define PLX_OFFSET 0
  64. #else
  65. #define PLX_OFFSET PLX + 0x80
  66. #endif
  67. #define PLX_MAILBOX_0 (PLX_OFFSET + 0x40)
  68. #define PLX_MAILBOX_1 (PLX_OFFSET + 0x44)
  69. #define PLX_MAILBOX_2 (PLX_OFFSET + 0x48)
  70. #define PLX_MAILBOX_3 (PLX_OFFSET + 0x4C)
  71. #define PLX_MAILBOX_4 (PLX_OFFSET + 0x50)
  72. #define PLX_MAILBOX_5 (PLX_OFFSET + 0x54)
  73. #define PLX_MAILBOX_6 (PLX_OFFSET + 0x58)
  74. #define PLX_MAILBOX_7 (PLX_OFFSET + 0x5C)
  75. #define PLX_DOORBELL_TO_CARD (PLX_OFFSET + 0x60)
  76. #define PLX_DOORBELL_FROM_CARD (PLX_OFFSET + 0x64)
  77. #define PLX_INTERRUPT_CS (PLX_OFFSET + 0x68)
  78. #define PLX_CONTROL (PLX_OFFSET + 0x6C)
  79. #ifdef __ASSEMBLER__
  80. #define PLX_DMA_0_MODE (PLX + 0x100)
  81. #define PLX_DMA_0_PCI (PLX + 0x104)
  82. #define PLX_DMA_0_LOCAL (PLX + 0x108)
  83. #define PLX_DMA_0_LENGTH (PLX + 0x10C)
  84. #define PLX_DMA_0_DESC (PLX + 0x110)
  85. #define PLX_DMA_1_MODE (PLX + 0x114)
  86. #define PLX_DMA_1_PCI (PLX + 0x118)
  87. #define PLX_DMA_1_LOCAL (PLX + 0x11C)
  88. #define PLX_DMA_1_LENGTH (PLX + 0x120)
  89. #define PLX_DMA_1_DESC (PLX + 0x124)
  90. #define PLX_DMA_CMD_STS (PLX + 0x128)
  91. #define PLX_DMA_ARBITR_0 (PLX + 0x12C)
  92. #define PLX_DMA_ARBITR_1 (PLX + 0x130)
  93. #endif
  94. #define DESC_LENGTH 12
  95. /* offsets from start of status_t */
  96. /* card to host */
  97. #define STATUS_OPEN 0
  98. #define STATUS_CABLE (STATUS_OPEN + 4)
  99. #define STATUS_RX_OVERRUNS (STATUS_CABLE + 4)
  100. #define STATUS_RX_FRAME_ERRORS (STATUS_RX_OVERRUNS + 4)
  101. /* host to card */
  102. #define STATUS_PARITY (STATUS_RX_FRAME_ERRORS + 4)
  103. #define STATUS_ENCODING (STATUS_PARITY + 4)
  104. #define STATUS_CLOCKING (STATUS_ENCODING + 4)
  105. #define STATUS_TX_DESCS (STATUS_CLOCKING + 4)
  106. #ifndef __ASSEMBLER__
  107. typedef struct {
  108. volatile u32 stat;
  109. u32 address; /* PCI address */
  110. volatile u32 length;
  111. }desc_t;
  112. typedef struct {
  113. // Card to host
  114. volatile u32 open;
  115. volatile u32 cable;
  116. volatile u32 rx_overruns;
  117. volatile u32 rx_frame_errors;
  118. // Host to card
  119. u32 parity;
  120. u32 encoding;
  121. u32 clocking;
  122. desc_t tx_descs[TX_BUFFERS];
  123. }port_status_t;
  124. #endif /* __ASSEMBLER__ */