bcm63xx.c 2.6 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102
  1. // SPDX-License-Identifier: GPL-2.0+
  2. /*
  3. * Driver for Broadcom 63xx SOCs integrated PHYs
  4. */
  5. #include "bcm-phy-lib.h"
  6. #include <linux/module.h>
  7. #include <linux/phy.h>
  8. #define MII_BCM63XX_IR 0x1a /* interrupt register */
  9. #define MII_BCM63XX_IR_EN 0x4000 /* global interrupt enable */
  10. #define MII_BCM63XX_IR_DUPLEX 0x0800 /* duplex changed */
  11. #define MII_BCM63XX_IR_SPEED 0x0400 /* speed changed */
  12. #define MII_BCM63XX_IR_LINK 0x0200 /* link changed */
  13. #define MII_BCM63XX_IR_GMASK 0x0100 /* global interrupt mask */
  14. MODULE_DESCRIPTION("Broadcom 63xx internal PHY driver");
  15. MODULE_AUTHOR("Maxime Bizon <[email protected]>");
  16. MODULE_LICENSE("GPL");
  17. static int bcm63xx_config_intr(struct phy_device *phydev)
  18. {
  19. int reg, err;
  20. reg = phy_read(phydev, MII_BCM63XX_IR);
  21. if (reg < 0)
  22. return reg;
  23. if (phydev->interrupts == PHY_INTERRUPT_ENABLED) {
  24. err = bcm_phy_ack_intr(phydev);
  25. if (err)
  26. return err;
  27. reg &= ~MII_BCM63XX_IR_GMASK;
  28. err = phy_write(phydev, MII_BCM63XX_IR, reg);
  29. } else {
  30. reg |= MII_BCM63XX_IR_GMASK;
  31. err = phy_write(phydev, MII_BCM63XX_IR, reg);
  32. if (err)
  33. return err;
  34. err = bcm_phy_ack_intr(phydev);
  35. }
  36. return err;
  37. }
  38. static int bcm63xx_config_init(struct phy_device *phydev)
  39. {
  40. int reg, err;
  41. /* ASYM_PAUSE bit is marked RO in datasheet, so don't cheat */
  42. linkmode_set_bit(ETHTOOL_LINK_MODE_Pause_BIT, phydev->supported);
  43. reg = phy_read(phydev, MII_BCM63XX_IR);
  44. if (reg < 0)
  45. return reg;
  46. /* Mask interrupts globally. */
  47. reg |= MII_BCM63XX_IR_GMASK;
  48. err = phy_write(phydev, MII_BCM63XX_IR, reg);
  49. if (err < 0)
  50. return err;
  51. /* Unmask events we are interested in */
  52. reg = ~(MII_BCM63XX_IR_DUPLEX |
  53. MII_BCM63XX_IR_SPEED |
  54. MII_BCM63XX_IR_LINK) |
  55. MII_BCM63XX_IR_EN;
  56. return phy_write(phydev, MII_BCM63XX_IR, reg);
  57. }
  58. static struct phy_driver bcm63xx_driver[] = {
  59. {
  60. .phy_id = 0x00406000,
  61. .phy_id_mask = 0xfffffc00,
  62. .name = "Broadcom BCM63XX (1)",
  63. /* PHY_BASIC_FEATURES */
  64. .flags = PHY_IS_INTERNAL,
  65. .config_init = bcm63xx_config_init,
  66. .config_intr = bcm63xx_config_intr,
  67. .handle_interrupt = bcm_phy_handle_interrupt,
  68. }, {
  69. /* same phy as above, with just a different OUI */
  70. .phy_id = 0x002bdc00,
  71. .phy_id_mask = 0xfffffc00,
  72. .name = "Broadcom BCM63XX (2)",
  73. /* PHY_BASIC_FEATURES */
  74. .flags = PHY_IS_INTERNAL,
  75. .config_init = bcm63xx_config_init,
  76. .config_intr = bcm63xx_config_intr,
  77. .handle_interrupt = bcm_phy_handle_interrupt,
  78. } };
  79. module_phy_driver(bcm63xx_driver);
  80. static struct mdio_device_id __maybe_unused bcm63xx_tbl[] = {
  81. { 0x00406000, 0xfffffc00 },
  82. { 0x002bdc00, 0xfffffc00 },
  83. { }
  84. };
  85. MODULE_DEVICE_TABLE(mdio, bcm63xx_tbl);