max14577.c 16 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309310311312313314315316317318319320321322323324325326327328329330331332333334335336337338339340341342343344345346347348349350351352353354355356357358359360361362363364365366367368369370371372373374375376377378379380381382383384385386387388389390391392393394395396397398399400401402403404405406407408409410411412413414415416417418419420421422423424425426427428429430431432433434435436437438439440441442443444445446447448449450451452453454455456457458459460461462463464465466467468469470471472473474475476477478479480481482483484485486487488489490491492493494495496497498499500501502503504505506507508509510511512513514515516517518519520521522523524525526527528529530531532533534535536537538539540541542543544545546547548549550551552553554555556557558559560561562
  1. // SPDX-License-Identifier: GPL-2.0+
  2. //
  3. // max14577.c - mfd core driver for the Maxim 14577/77836
  4. //
  5. // Copyright (C) 2014 Samsung Electronics
  6. // Chanwoo Choi <[email protected]>
  7. // Krzysztof Kozlowski <[email protected]>
  8. //
  9. // This driver is based on max8997.c
  10. #include <linux/err.h>
  11. #include <linux/module.h>
  12. #include <linux/interrupt.h>
  13. #include <linux/of_device.h>
  14. #include <linux/mfd/core.h>
  15. #include <linux/mfd/max14577.h>
  16. #include <linux/mfd/max14577-private.h>
  17. /*
  18. * Table of valid charger currents for different Maxim chipsets.
  19. * It is placed here because it is used by both charger and regulator driver.
  20. */
  21. const struct maxim_charger_current maxim_charger_currents[] = {
  22. [MAXIM_DEVICE_TYPE_UNKNOWN] = { 0, 0, 0, 0 },
  23. [MAXIM_DEVICE_TYPE_MAX14577] = {
  24. .min = MAX14577_CHARGER_CURRENT_LIMIT_MIN,
  25. .high_start = MAX14577_CHARGER_CURRENT_LIMIT_HIGH_START,
  26. .high_step = MAX14577_CHARGER_CURRENT_LIMIT_HIGH_STEP,
  27. .max = MAX14577_CHARGER_CURRENT_LIMIT_MAX,
  28. },
  29. [MAXIM_DEVICE_TYPE_MAX77836] = {
  30. .min = MAX77836_CHARGER_CURRENT_LIMIT_MIN,
  31. .high_start = MAX77836_CHARGER_CURRENT_LIMIT_HIGH_START,
  32. .high_step = MAX77836_CHARGER_CURRENT_LIMIT_HIGH_STEP,
  33. .max = MAX77836_CHARGER_CURRENT_LIMIT_MAX,
  34. },
  35. };
  36. EXPORT_SYMBOL_GPL(maxim_charger_currents);
  37. /*
  38. * maxim_charger_calc_reg_current - Calculate register value for current
  39. * @limits: constraints for charger, matching the MBCICHWRC register
  40. * @min_ua: minimal requested current, micro Amps
  41. * @max_ua: maximum requested current, micro Amps
  42. * @dst: destination to store calculated register value
  43. *
  44. * Calculates the value of MBCICHWRC (Fast Battery Charge Current) register
  45. * for given current and stores it under pointed 'dst'. The stored value
  46. * combines low bit (MBCICHWRCL) and high bits (MBCICHWRCH). It is also
  47. * properly shifted.
  48. *
  49. * The calculated register value matches the current which:
  50. * - is always between <limits.min, limits.max>;
  51. * - is always less or equal to max_ua;
  52. * - is the highest possible value;
  53. * - may be lower than min_ua.
  54. *
  55. * On success returns 0. On error returns -EINVAL (requested min/max current
  56. * is outside of given charger limits) and 'dst' is not set.
  57. */
  58. int maxim_charger_calc_reg_current(const struct maxim_charger_current *limits,
  59. unsigned int min_ua, unsigned int max_ua, u8 *dst)
  60. {
  61. unsigned int current_bits;
  62. if (min_ua > max_ua)
  63. return -EINVAL;
  64. if (min_ua > limits->max || max_ua < limits->min)
  65. return -EINVAL;
  66. if (max_ua < limits->high_start) {
  67. /*
  68. * Less than high_start, so set the minimal current
  69. * (turn Low Bit off, 0 as high bits).
  70. */
  71. *dst = 0x0;
  72. return 0;
  73. }
  74. /* max_ua is in range: <high_start, infinite>, cut it to limits.max */
  75. max_ua = min(limits->max, max_ua);
  76. max_ua -= limits->high_start;
  77. /*
  78. * There is no risk of overflow 'max_ua' here because:
  79. * - max_ua >= limits.high_start
  80. * - BUILD_BUG checks that 'limits' are: max >= high_start + high_step
  81. */
  82. current_bits = max_ua / limits->high_step;
  83. /* Turn Low Bit on (use range <limits.high_start, limits.max>) ... */
  84. *dst = 0x1 << CHGCTRL4_MBCICHWRCL_SHIFT;
  85. /* and set proper High Bits */
  86. *dst |= current_bits << CHGCTRL4_MBCICHWRCH_SHIFT;
  87. return 0;
  88. }
  89. EXPORT_SYMBOL_GPL(maxim_charger_calc_reg_current);
  90. static const struct mfd_cell max14577_devs[] = {
  91. {
  92. .name = "max14577-muic",
  93. .of_compatible = "maxim,max14577-muic",
  94. },
  95. {
  96. .name = "max14577-regulator",
  97. .of_compatible = "maxim,max14577-regulator",
  98. },
  99. {
  100. .name = "max14577-charger",
  101. .of_compatible = "maxim,max14577-charger",
  102. },
  103. };
  104. static const struct mfd_cell max77836_devs[] = {
  105. {
  106. .name = "max77836-muic",
  107. .of_compatible = "maxim,max77836-muic",
  108. },
  109. {
  110. .name = "max77836-regulator",
  111. .of_compatible = "maxim,max77836-regulator",
  112. },
  113. {
  114. .name = "max77836-charger",
  115. .of_compatible = "maxim,max77836-charger",
  116. },
  117. {
  118. .name = "max77836-battery",
  119. .of_compatible = "maxim,max77836-battery",
  120. },
  121. };
  122. static const struct of_device_id max14577_dt_match[] = {
  123. {
  124. .compatible = "maxim,max14577",
  125. .data = (void *)MAXIM_DEVICE_TYPE_MAX14577,
  126. },
  127. {
  128. .compatible = "maxim,max77836",
  129. .data = (void *)MAXIM_DEVICE_TYPE_MAX77836,
  130. },
  131. {},
  132. };
  133. static bool max14577_muic_volatile_reg(struct device *dev, unsigned int reg)
  134. {
  135. switch (reg) {
  136. case MAX14577_REG_INT1 ... MAX14577_REG_STATUS3:
  137. return true;
  138. default:
  139. break;
  140. }
  141. return false;
  142. }
  143. static bool max77836_muic_volatile_reg(struct device *dev, unsigned int reg)
  144. {
  145. /* Any max14577 volatile registers are also max77836 volatile. */
  146. if (max14577_muic_volatile_reg(dev, reg))
  147. return true;
  148. switch (reg) {
  149. case MAX77836_FG_REG_VCELL_MSB ... MAX77836_FG_REG_SOC_LSB:
  150. case MAX77836_FG_REG_CRATE_MSB ... MAX77836_FG_REG_CRATE_LSB:
  151. case MAX77836_FG_REG_STATUS_H ... MAX77836_FG_REG_STATUS_L:
  152. case MAX77836_PMIC_REG_INTSRC:
  153. case MAX77836_PMIC_REG_TOPSYS_INT:
  154. case MAX77836_PMIC_REG_TOPSYS_STAT:
  155. return true;
  156. default:
  157. break;
  158. }
  159. return false;
  160. }
  161. static const struct regmap_config max14577_muic_regmap_config = {
  162. .reg_bits = 8,
  163. .val_bits = 8,
  164. .volatile_reg = max14577_muic_volatile_reg,
  165. .max_register = MAX14577_REG_END,
  166. };
  167. static const struct regmap_config max77836_pmic_regmap_config = {
  168. .reg_bits = 8,
  169. .val_bits = 8,
  170. .volatile_reg = max77836_muic_volatile_reg,
  171. .max_register = MAX77836_PMIC_REG_END,
  172. };
  173. static const struct regmap_irq max14577_irqs[] = {
  174. /* INT1 interrupts */
  175. { .reg_offset = 0, .mask = MAX14577_INT1_ADC_MASK, },
  176. { .reg_offset = 0, .mask = MAX14577_INT1_ADCLOW_MASK, },
  177. { .reg_offset = 0, .mask = MAX14577_INT1_ADCERR_MASK, },
  178. /* INT2 interrupts */
  179. { .reg_offset = 1, .mask = MAX14577_INT2_CHGTYP_MASK, },
  180. { .reg_offset = 1, .mask = MAX14577_INT2_CHGDETRUN_MASK, },
  181. { .reg_offset = 1, .mask = MAX14577_INT2_DCDTMR_MASK, },
  182. { .reg_offset = 1, .mask = MAX14577_INT2_DBCHG_MASK, },
  183. { .reg_offset = 1, .mask = MAX14577_INT2_VBVOLT_MASK, },
  184. /* INT3 interrupts */
  185. { .reg_offset = 2, .mask = MAX14577_INT3_EOC_MASK, },
  186. { .reg_offset = 2, .mask = MAX14577_INT3_CGMBC_MASK, },
  187. { .reg_offset = 2, .mask = MAX14577_INT3_OVP_MASK, },
  188. { .reg_offset = 2, .mask = MAX14577_INT3_MBCCHGERR_MASK, },
  189. };
  190. static const struct regmap_irq_chip max14577_irq_chip = {
  191. .name = "max14577",
  192. .status_base = MAX14577_REG_INT1,
  193. .mask_base = MAX14577_REG_INTMASK1,
  194. .mask_invert = true,
  195. .num_regs = 3,
  196. .irqs = max14577_irqs,
  197. .num_irqs = ARRAY_SIZE(max14577_irqs),
  198. };
  199. static const struct regmap_irq max77836_muic_irqs[] = {
  200. /* INT1 interrupts */
  201. { .reg_offset = 0, .mask = MAX14577_INT1_ADC_MASK, },
  202. { .reg_offset = 0, .mask = MAX14577_INT1_ADCLOW_MASK, },
  203. { .reg_offset = 0, .mask = MAX14577_INT1_ADCERR_MASK, },
  204. { .reg_offset = 0, .mask = MAX77836_INT1_ADC1K_MASK, },
  205. /* INT2 interrupts */
  206. { .reg_offset = 1, .mask = MAX14577_INT2_CHGTYP_MASK, },
  207. { .reg_offset = 1, .mask = MAX14577_INT2_CHGDETRUN_MASK, },
  208. { .reg_offset = 1, .mask = MAX14577_INT2_DCDTMR_MASK, },
  209. { .reg_offset = 1, .mask = MAX14577_INT2_DBCHG_MASK, },
  210. { .reg_offset = 1, .mask = MAX14577_INT2_VBVOLT_MASK, },
  211. { .reg_offset = 1, .mask = MAX77836_INT2_VIDRM_MASK, },
  212. /* INT3 interrupts */
  213. { .reg_offset = 2, .mask = MAX14577_INT3_EOC_MASK, },
  214. { .reg_offset = 2, .mask = MAX14577_INT3_CGMBC_MASK, },
  215. { .reg_offset = 2, .mask = MAX14577_INT3_OVP_MASK, },
  216. { .reg_offset = 2, .mask = MAX14577_INT3_MBCCHGERR_MASK, },
  217. };
  218. static const struct regmap_irq_chip max77836_muic_irq_chip = {
  219. .name = "max77836-muic",
  220. .status_base = MAX14577_REG_INT1,
  221. .mask_base = MAX14577_REG_INTMASK1,
  222. .mask_invert = true,
  223. .num_regs = 3,
  224. .irqs = max77836_muic_irqs,
  225. .num_irqs = ARRAY_SIZE(max77836_muic_irqs),
  226. };
  227. static const struct regmap_irq max77836_pmic_irqs[] = {
  228. { .reg_offset = 0, .mask = MAX77836_TOPSYS_INT_T120C_MASK, },
  229. { .reg_offset = 0, .mask = MAX77836_TOPSYS_INT_T140C_MASK, },
  230. };
  231. static const struct regmap_irq_chip max77836_pmic_irq_chip = {
  232. .name = "max77836-pmic",
  233. .status_base = MAX77836_PMIC_REG_TOPSYS_INT,
  234. .mask_base = MAX77836_PMIC_REG_TOPSYS_INT_MASK,
  235. .mask_invert = false,
  236. .num_regs = 1,
  237. .irqs = max77836_pmic_irqs,
  238. .num_irqs = ARRAY_SIZE(max77836_pmic_irqs),
  239. };
  240. static void max14577_print_dev_type(struct max14577 *max14577)
  241. {
  242. u8 reg_data, vendor_id, device_id;
  243. int ret;
  244. ret = max14577_read_reg(max14577->regmap, MAX14577_REG_DEVICEID,
  245. &reg_data);
  246. if (ret) {
  247. dev_err(max14577->dev,
  248. "Failed to read DEVICEID register: %d\n", ret);
  249. return;
  250. }
  251. vendor_id = ((reg_data & DEVID_VENDORID_MASK) >>
  252. DEVID_VENDORID_SHIFT);
  253. device_id = ((reg_data & DEVID_DEVICEID_MASK) >>
  254. DEVID_DEVICEID_SHIFT);
  255. dev_info(max14577->dev, "Device type: %u (ID: 0x%x, vendor: 0x%x)\n",
  256. max14577->dev_type, device_id, vendor_id);
  257. }
  258. /*
  259. * Max77836 specific initialization code for driver probe.
  260. * Adds new I2C dummy device, regmap and regmap IRQ chip.
  261. * Unmasks Interrupt Source register.
  262. *
  263. * On success returns 0.
  264. * On failure returns errno and reverts any changes done so far (e.g. remove
  265. * I2C dummy device), except masking the INT SRC register.
  266. */
  267. static int max77836_init(struct max14577 *max14577)
  268. {
  269. int ret;
  270. u8 intsrc_mask;
  271. max14577->i2c_pmic = i2c_new_dummy_device(max14577->i2c->adapter,
  272. I2C_ADDR_PMIC);
  273. if (IS_ERR(max14577->i2c_pmic)) {
  274. dev_err(max14577->dev, "Failed to register PMIC I2C device\n");
  275. return PTR_ERR(max14577->i2c_pmic);
  276. }
  277. i2c_set_clientdata(max14577->i2c_pmic, max14577);
  278. max14577->regmap_pmic = devm_regmap_init_i2c(max14577->i2c_pmic,
  279. &max77836_pmic_regmap_config);
  280. if (IS_ERR(max14577->regmap_pmic)) {
  281. ret = PTR_ERR(max14577->regmap_pmic);
  282. dev_err(max14577->dev, "Failed to allocate PMIC register map: %d\n",
  283. ret);
  284. goto err;
  285. }
  286. /* Un-mask MAX77836 Interrupt Source register */
  287. ret = max14577_read_reg(max14577->regmap_pmic,
  288. MAX77836_PMIC_REG_INTSRC_MASK, &intsrc_mask);
  289. if (ret < 0) {
  290. dev_err(max14577->dev, "Failed to read PMIC register\n");
  291. goto err;
  292. }
  293. intsrc_mask &= ~(MAX77836_INTSRC_MASK_TOP_INT_MASK);
  294. intsrc_mask &= ~(MAX77836_INTSRC_MASK_MUIC_CHG_INT_MASK);
  295. ret = max14577_write_reg(max14577->regmap_pmic,
  296. MAX77836_PMIC_REG_INTSRC_MASK, intsrc_mask);
  297. if (ret < 0) {
  298. dev_err(max14577->dev, "Failed to write PMIC register\n");
  299. goto err;
  300. }
  301. ret = regmap_add_irq_chip(max14577->regmap_pmic, max14577->irq,
  302. IRQF_ONESHOT | IRQF_SHARED,
  303. 0, &max77836_pmic_irq_chip,
  304. &max14577->irq_data_pmic);
  305. if (ret != 0) {
  306. dev_err(max14577->dev, "Failed to request PMIC IRQ %d: %d\n",
  307. max14577->irq, ret);
  308. goto err;
  309. }
  310. return 0;
  311. err:
  312. i2c_unregister_device(max14577->i2c_pmic);
  313. return ret;
  314. }
  315. /*
  316. * Max77836 specific de-initialization code for driver remove.
  317. */
  318. static void max77836_remove(struct max14577 *max14577)
  319. {
  320. regmap_del_irq_chip(max14577->irq, max14577->irq_data_pmic);
  321. i2c_unregister_device(max14577->i2c_pmic);
  322. }
  323. static int max14577_i2c_probe(struct i2c_client *i2c,
  324. const struct i2c_device_id *id)
  325. {
  326. struct max14577 *max14577;
  327. struct max14577_platform_data *pdata = dev_get_platdata(&i2c->dev);
  328. struct device_node *np = i2c->dev.of_node;
  329. int ret = 0;
  330. const struct regmap_irq_chip *irq_chip;
  331. const struct mfd_cell *mfd_devs;
  332. unsigned int mfd_devs_size;
  333. int irq_flags;
  334. if (np) {
  335. pdata = devm_kzalloc(&i2c->dev, sizeof(*pdata), GFP_KERNEL);
  336. if (!pdata)
  337. return -ENOMEM;
  338. i2c->dev.platform_data = pdata;
  339. }
  340. if (!pdata) {
  341. dev_err(&i2c->dev, "No platform data found.\n");
  342. return -EINVAL;
  343. }
  344. max14577 = devm_kzalloc(&i2c->dev, sizeof(*max14577), GFP_KERNEL);
  345. if (!max14577)
  346. return -ENOMEM;
  347. i2c_set_clientdata(i2c, max14577);
  348. max14577->dev = &i2c->dev;
  349. max14577->i2c = i2c;
  350. max14577->irq = i2c->irq;
  351. max14577->regmap = devm_regmap_init_i2c(i2c,
  352. &max14577_muic_regmap_config);
  353. if (IS_ERR(max14577->regmap)) {
  354. ret = PTR_ERR(max14577->regmap);
  355. dev_err(max14577->dev, "Failed to allocate register map: %d\n",
  356. ret);
  357. return ret;
  358. }
  359. if (np) {
  360. const struct of_device_id *of_id;
  361. of_id = of_match_device(max14577_dt_match, &i2c->dev);
  362. if (of_id)
  363. max14577->dev_type =
  364. (enum maxim_device_type)of_id->data;
  365. } else {
  366. max14577->dev_type = id->driver_data;
  367. }
  368. max14577_print_dev_type(max14577);
  369. switch (max14577->dev_type) {
  370. case MAXIM_DEVICE_TYPE_MAX77836:
  371. irq_chip = &max77836_muic_irq_chip;
  372. mfd_devs = max77836_devs;
  373. mfd_devs_size = ARRAY_SIZE(max77836_devs);
  374. irq_flags = IRQF_ONESHOT | IRQF_SHARED;
  375. break;
  376. case MAXIM_DEVICE_TYPE_MAX14577:
  377. default:
  378. irq_chip = &max14577_irq_chip;
  379. mfd_devs = max14577_devs;
  380. mfd_devs_size = ARRAY_SIZE(max14577_devs);
  381. irq_flags = IRQF_ONESHOT;
  382. break;
  383. }
  384. ret = regmap_add_irq_chip(max14577->regmap, max14577->irq,
  385. irq_flags, 0, irq_chip,
  386. &max14577->irq_data);
  387. if (ret != 0) {
  388. dev_err(&i2c->dev, "Failed to request IRQ %d: %d\n",
  389. max14577->irq, ret);
  390. return ret;
  391. }
  392. /* Max77836 specific initialization code (additional regmap) */
  393. if (max14577->dev_type == MAXIM_DEVICE_TYPE_MAX77836) {
  394. ret = max77836_init(max14577);
  395. if (ret < 0)
  396. goto err_max77836;
  397. }
  398. ret = mfd_add_devices(max14577->dev, -1, mfd_devs,
  399. mfd_devs_size, NULL, 0, NULL);
  400. if (ret < 0)
  401. goto err_mfd;
  402. device_init_wakeup(max14577->dev, 1);
  403. return 0;
  404. err_mfd:
  405. if (max14577->dev_type == MAXIM_DEVICE_TYPE_MAX77836)
  406. max77836_remove(max14577);
  407. err_max77836:
  408. regmap_del_irq_chip(max14577->irq, max14577->irq_data);
  409. return ret;
  410. }
  411. static void max14577_i2c_remove(struct i2c_client *i2c)
  412. {
  413. struct max14577 *max14577 = i2c_get_clientdata(i2c);
  414. mfd_remove_devices(max14577->dev);
  415. regmap_del_irq_chip(max14577->irq, max14577->irq_data);
  416. if (max14577->dev_type == MAXIM_DEVICE_TYPE_MAX77836)
  417. max77836_remove(max14577);
  418. }
  419. static const struct i2c_device_id max14577_i2c_id[] = {
  420. { "max14577", MAXIM_DEVICE_TYPE_MAX14577, },
  421. { "max77836", MAXIM_DEVICE_TYPE_MAX77836, },
  422. { }
  423. };
  424. MODULE_DEVICE_TABLE(i2c, max14577_i2c_id);
  425. #ifdef CONFIG_PM_SLEEP
  426. static int max14577_suspend(struct device *dev)
  427. {
  428. struct i2c_client *i2c = to_i2c_client(dev);
  429. struct max14577 *max14577 = i2c_get_clientdata(i2c);
  430. if (device_may_wakeup(dev))
  431. enable_irq_wake(max14577->irq);
  432. /*
  433. * MUIC IRQ must be disabled during suspend because if it happens
  434. * while suspended it will be handled before resuming I2C.
  435. *
  436. * When device is woken up from suspend (e.g. by ADC change),
  437. * an interrupt occurs before resuming I2C bus controller.
  438. * Interrupt handler tries to read registers but this read
  439. * will fail because I2C is still suspended.
  440. */
  441. disable_irq(max14577->irq);
  442. return 0;
  443. }
  444. static int max14577_resume(struct device *dev)
  445. {
  446. struct i2c_client *i2c = to_i2c_client(dev);
  447. struct max14577 *max14577 = i2c_get_clientdata(i2c);
  448. if (device_may_wakeup(dev))
  449. disable_irq_wake(max14577->irq);
  450. enable_irq(max14577->irq);
  451. return 0;
  452. }
  453. #endif /* CONFIG_PM_SLEEP */
  454. static SIMPLE_DEV_PM_OPS(max14577_pm, max14577_suspend, max14577_resume);
  455. static struct i2c_driver max14577_i2c_driver = {
  456. .driver = {
  457. .name = "max14577",
  458. .pm = &max14577_pm,
  459. .of_match_table = max14577_dt_match,
  460. },
  461. .probe = max14577_i2c_probe,
  462. .remove = max14577_i2c_remove,
  463. .id_table = max14577_i2c_id,
  464. };
  465. static int __init max14577_i2c_init(void)
  466. {
  467. BUILD_BUG_ON(ARRAY_SIZE(max14577_i2c_id) != MAXIM_DEVICE_TYPE_NUM);
  468. BUILD_BUG_ON(ARRAY_SIZE(max14577_dt_match) != MAXIM_DEVICE_TYPE_NUM);
  469. /* Valid charger current values must be provided for each chipset */
  470. BUILD_BUG_ON(ARRAY_SIZE(maxim_charger_currents) != MAXIM_DEVICE_TYPE_NUM);
  471. /* Check for valid values for charger */
  472. BUILD_BUG_ON(MAX14577_CHARGER_CURRENT_LIMIT_HIGH_START +
  473. MAX14577_CHARGER_CURRENT_LIMIT_HIGH_STEP * 0xf !=
  474. MAX14577_CHARGER_CURRENT_LIMIT_MAX);
  475. BUILD_BUG_ON(MAX14577_CHARGER_CURRENT_LIMIT_HIGH_STEP == 0);
  476. BUILD_BUG_ON(MAX77836_CHARGER_CURRENT_LIMIT_HIGH_START +
  477. MAX77836_CHARGER_CURRENT_LIMIT_HIGH_STEP * 0xf !=
  478. MAX77836_CHARGER_CURRENT_LIMIT_MAX);
  479. BUILD_BUG_ON(MAX77836_CHARGER_CURRENT_LIMIT_HIGH_STEP == 0);
  480. return i2c_add_driver(&max14577_i2c_driver);
  481. }
  482. module_init(max14577_i2c_init);
  483. static void __exit max14577_i2c_exit(void)
  484. {
  485. i2c_del_driver(&max14577_i2c_driver);
  486. }
  487. module_exit(max14577_i2c_exit);
  488. MODULE_AUTHOR("Chanwoo Choi <[email protected]>, Krzysztof Kozlowski <[email protected]>");
  489. MODULE_DESCRIPTION("Maxim 14577/77836 multi-function core driver");
  490. MODULE_LICENSE("GPL");