intel_quark_i2c_gpio.c 8.0 KB

123456789101112131415161718192021222324252627282930313233343536373839404142434445464748495051525354555657585960616263646566676869707172737475767778798081828384858687888990919293949596979899100101102103104105106107108109110111112113114115116117118119120121122123124125126127128129130131132133134135136137138139140141142143144145146147148149150151152153154155156157158159160161162163164165166167168169170171172173174175176177178179180181182183184185186187188189190191192193194195196197198199200201202203204205206207208209210211212213214215216217218219220221222223224225226227228229230231232233234235236237238239240241242243244245246247248249250251252253254255256257258259260261262263264265266267268269270271272273274275276277278279280281282283284285286287288289290291292293294295296297298299300301302303304305306307308309
  1. // SPDX-License-Identifier: GPL-2.0-only
  2. /*
  3. * Intel Quark MFD PCI driver for I2C & GPIO
  4. *
  5. * Copyright(c) 2014 Intel Corporation.
  6. *
  7. * Intel Quark PCI device for I2C and GPIO controller sharing the same
  8. * PCI function. This PCI driver will split the 2 devices into their
  9. * respective drivers.
  10. */
  11. #include <linux/kernel.h>
  12. #include <linux/module.h>
  13. #include <linux/pci.h>
  14. #include <linux/mfd/core.h>
  15. #include <linux/clkdev.h>
  16. #include <linux/clk-provider.h>
  17. #include <linux/dmi.h>
  18. #include <linux/i2c.h>
  19. #include <linux/property.h>
  20. /* PCI BAR for register base address */
  21. #define MFD_I2C_BAR 0
  22. #define MFD_GPIO_BAR 1
  23. /* ACPI _ADR value to match the child node */
  24. #define MFD_ACPI_MATCH_GPIO 0ULL
  25. #define MFD_ACPI_MATCH_I2C 1ULL
  26. #define INTEL_QUARK_IORES_MEM 0
  27. #define INTEL_QUARK_IORES_IRQ 1
  28. #define INTEL_QUARK_I2C_CONTROLLER_CLK "i2c_designware.0"
  29. /* The Quark I2C controller source clock */
  30. #define INTEL_QUARK_I2C_CLK_HZ 33000000
  31. struct intel_quark_mfd {
  32. struct clk *i2c_clk;
  33. struct clk_lookup *i2c_clk_lookup;
  34. };
  35. static const struct property_entry intel_quark_i2c_controller_standard_properties[] = {
  36. PROPERTY_ENTRY_U32("clock-frequency", I2C_MAX_STANDARD_MODE_FREQ),
  37. { }
  38. };
  39. static const struct software_node intel_quark_i2c_controller_standard_node = {
  40. .name = "intel-quark-i2c-controller",
  41. .properties = intel_quark_i2c_controller_standard_properties,
  42. };
  43. static const struct property_entry intel_quark_i2c_controller_fast_properties[] = {
  44. PROPERTY_ENTRY_U32("clock-frequency", I2C_MAX_FAST_MODE_FREQ),
  45. { }
  46. };
  47. static const struct software_node intel_quark_i2c_controller_fast_node = {
  48. .name = "intel-quark-i2c-controller",
  49. .properties = intel_quark_i2c_controller_fast_properties,
  50. };
  51. static const struct dmi_system_id dmi_platform_info[] = {
  52. {
  53. .matches = {
  54. DMI_EXACT_MATCH(DMI_BOARD_NAME, "Galileo"),
  55. },
  56. .driver_data = (void *)&intel_quark_i2c_controller_standard_node,
  57. },
  58. {
  59. .matches = {
  60. DMI_EXACT_MATCH(DMI_BOARD_NAME, "GalileoGen2"),
  61. },
  62. .driver_data = (void *)&intel_quark_i2c_controller_fast_node,
  63. },
  64. {
  65. .matches = {
  66. DMI_EXACT_MATCH(DMI_BOARD_NAME, "SIMATIC IOT2000"),
  67. },
  68. .driver_data = (void *)&intel_quark_i2c_controller_fast_node,
  69. },
  70. {}
  71. };
  72. /* This is used as a place holder and will be modified at run-time */
  73. static struct resource intel_quark_i2c_res[] = {
  74. [INTEL_QUARK_IORES_MEM] = {
  75. .flags = IORESOURCE_MEM,
  76. },
  77. [INTEL_QUARK_IORES_IRQ] = {
  78. .flags = IORESOURCE_IRQ,
  79. },
  80. };
  81. static struct mfd_cell_acpi_match intel_quark_acpi_match_i2c = {
  82. .adr = MFD_ACPI_MATCH_I2C,
  83. };
  84. /* This is used as a place holder and will be modified at run-time */
  85. static struct resource intel_quark_gpio_res[] = {
  86. [INTEL_QUARK_IORES_MEM] = {
  87. .flags = IORESOURCE_MEM,
  88. },
  89. [INTEL_QUARK_IORES_IRQ] = {
  90. .flags = IORESOURCE_IRQ,
  91. },
  92. };
  93. static struct mfd_cell_acpi_match intel_quark_acpi_match_gpio = {
  94. .adr = MFD_ACPI_MATCH_GPIO,
  95. };
  96. static const struct software_node intel_quark_gpio_controller_node = {
  97. .name = "intel-quark-gpio-controller",
  98. };
  99. static const struct property_entry intel_quark_gpio_portA_properties[] = {
  100. PROPERTY_ENTRY_U32("reg", 0),
  101. PROPERTY_ENTRY_U32("snps,nr-gpios", 8),
  102. PROPERTY_ENTRY_U32("gpio-base", 8),
  103. { }
  104. };
  105. static const struct software_node intel_quark_gpio_portA_node = {
  106. .name = "portA",
  107. .parent = &intel_quark_gpio_controller_node,
  108. .properties = intel_quark_gpio_portA_properties,
  109. };
  110. static const struct software_node *intel_quark_gpio_node_group[] = {
  111. &intel_quark_gpio_controller_node,
  112. &intel_quark_gpio_portA_node,
  113. NULL
  114. };
  115. static struct mfd_cell intel_quark_mfd_cells[] = {
  116. [MFD_I2C_BAR] = {
  117. .id = MFD_I2C_BAR,
  118. .name = "i2c_designware",
  119. .acpi_match = &intel_quark_acpi_match_i2c,
  120. .num_resources = ARRAY_SIZE(intel_quark_i2c_res),
  121. .resources = intel_quark_i2c_res,
  122. .ignore_resource_conflicts = true,
  123. },
  124. [MFD_GPIO_BAR] = {
  125. .id = MFD_GPIO_BAR,
  126. .name = "gpio-dwapb",
  127. .acpi_match = &intel_quark_acpi_match_gpio,
  128. .num_resources = ARRAY_SIZE(intel_quark_gpio_res),
  129. .resources = intel_quark_gpio_res,
  130. .ignore_resource_conflicts = true,
  131. },
  132. };
  133. static const struct pci_device_id intel_quark_mfd_ids[] = {
  134. { PCI_VDEVICE(INTEL, 0x0934), },
  135. {},
  136. };
  137. MODULE_DEVICE_TABLE(pci, intel_quark_mfd_ids);
  138. static int intel_quark_register_i2c_clk(struct device *dev)
  139. {
  140. struct intel_quark_mfd *quark_mfd = dev_get_drvdata(dev);
  141. struct clk *i2c_clk;
  142. i2c_clk = clk_register_fixed_rate(dev,
  143. INTEL_QUARK_I2C_CONTROLLER_CLK, NULL,
  144. 0, INTEL_QUARK_I2C_CLK_HZ);
  145. if (IS_ERR(i2c_clk))
  146. return PTR_ERR(i2c_clk);
  147. quark_mfd->i2c_clk = i2c_clk;
  148. quark_mfd->i2c_clk_lookup = clkdev_create(i2c_clk, NULL,
  149. INTEL_QUARK_I2C_CONTROLLER_CLK);
  150. if (!quark_mfd->i2c_clk_lookup) {
  151. clk_unregister(quark_mfd->i2c_clk);
  152. dev_err(dev, "Fixed clk register failed\n");
  153. return -ENOMEM;
  154. }
  155. return 0;
  156. }
  157. static void intel_quark_unregister_i2c_clk(struct device *dev)
  158. {
  159. struct intel_quark_mfd *quark_mfd = dev_get_drvdata(dev);
  160. if (!quark_mfd->i2c_clk_lookup)
  161. return;
  162. clkdev_drop(quark_mfd->i2c_clk_lookup);
  163. clk_unregister(quark_mfd->i2c_clk);
  164. }
  165. static int intel_quark_i2c_setup(struct pci_dev *pdev)
  166. {
  167. struct mfd_cell *cell = &intel_quark_mfd_cells[MFD_I2C_BAR];
  168. struct resource *res = intel_quark_i2c_res;
  169. const struct dmi_system_id *dmi_id;
  170. res[INTEL_QUARK_IORES_MEM].start = pci_resource_start(pdev, MFD_I2C_BAR);
  171. res[INTEL_QUARK_IORES_MEM].end = pci_resource_end(pdev, MFD_I2C_BAR);
  172. res[INTEL_QUARK_IORES_IRQ].start = pci_irq_vector(pdev, 0);
  173. res[INTEL_QUARK_IORES_IRQ].end = pci_irq_vector(pdev, 0);
  174. /* Normal mode by default */
  175. cell->swnode = &intel_quark_i2c_controller_standard_node;
  176. dmi_id = dmi_first_match(dmi_platform_info);
  177. if (dmi_id)
  178. cell->swnode = (struct software_node *)dmi_id->driver_data;
  179. return 0;
  180. }
  181. static int intel_quark_gpio_setup(struct pci_dev *pdev)
  182. {
  183. struct mfd_cell *cell = &intel_quark_mfd_cells[MFD_GPIO_BAR];
  184. struct resource *res = intel_quark_gpio_res;
  185. int ret;
  186. res[INTEL_QUARK_IORES_MEM].start = pci_resource_start(pdev, MFD_GPIO_BAR);
  187. res[INTEL_QUARK_IORES_MEM].end = pci_resource_end(pdev, MFD_GPIO_BAR);
  188. res[INTEL_QUARK_IORES_IRQ].start = pci_irq_vector(pdev, 0);
  189. res[INTEL_QUARK_IORES_IRQ].end = pci_irq_vector(pdev, 0);
  190. ret = software_node_register_node_group(intel_quark_gpio_node_group);
  191. if (ret)
  192. return ret;
  193. cell->swnode = &intel_quark_gpio_controller_node;
  194. return 0;
  195. }
  196. static int intel_quark_mfd_probe(struct pci_dev *pdev,
  197. const struct pci_device_id *id)
  198. {
  199. struct intel_quark_mfd *quark_mfd;
  200. int ret;
  201. ret = pcim_enable_device(pdev);
  202. if (ret)
  203. return ret;
  204. quark_mfd = devm_kzalloc(&pdev->dev, sizeof(*quark_mfd), GFP_KERNEL);
  205. if (!quark_mfd)
  206. return -ENOMEM;
  207. dev_set_drvdata(&pdev->dev, quark_mfd);
  208. ret = intel_quark_register_i2c_clk(&pdev->dev);
  209. if (ret)
  210. return ret;
  211. pci_set_master(pdev);
  212. /* This driver only requires 1 IRQ vector */
  213. ret = pci_alloc_irq_vectors(pdev, 1, 1, PCI_IRQ_ALL_TYPES);
  214. if (ret < 0)
  215. goto err_unregister_i2c_clk;
  216. ret = intel_quark_i2c_setup(pdev);
  217. if (ret)
  218. goto err_free_irq_vectors;
  219. ret = intel_quark_gpio_setup(pdev);
  220. if (ret)
  221. goto err_free_irq_vectors;
  222. ret = mfd_add_devices(&pdev->dev, 0, intel_quark_mfd_cells,
  223. ARRAY_SIZE(intel_quark_mfd_cells), NULL, 0,
  224. NULL);
  225. if (ret)
  226. goto err_unregister_gpio_node_group;
  227. return 0;
  228. err_unregister_gpio_node_group:
  229. software_node_unregister_node_group(intel_quark_gpio_node_group);
  230. err_free_irq_vectors:
  231. pci_free_irq_vectors(pdev);
  232. err_unregister_i2c_clk:
  233. intel_quark_unregister_i2c_clk(&pdev->dev);
  234. return ret;
  235. }
  236. static void intel_quark_mfd_remove(struct pci_dev *pdev)
  237. {
  238. mfd_remove_devices(&pdev->dev);
  239. software_node_unregister_node_group(intel_quark_gpio_node_group);
  240. pci_free_irq_vectors(pdev);
  241. intel_quark_unregister_i2c_clk(&pdev->dev);
  242. }
  243. static struct pci_driver intel_quark_mfd_driver = {
  244. .name = "intel_quark_mfd_i2c_gpio",
  245. .id_table = intel_quark_mfd_ids,
  246. .probe = intel_quark_mfd_probe,
  247. .remove = intel_quark_mfd_remove,
  248. };
  249. module_pci_driver(intel_quark_mfd_driver);
  250. MODULE_AUTHOR("Raymond Tan <[email protected]>");
  251. MODULE_DESCRIPTION("Intel Quark MFD PCI driver for I2C & GPIO");
  252. MODULE_LICENSE("GPL v2");